Article

Free access

Fast prototyping: a system design flow for fast design, prototyping and efficient IP reuse

Authors:

Francois Pogodalla,

Richard Hersemeule,

Pierre CoulombAuthors Info & Claims

CODES '99: Proceedings of the seventh international workshop on Hardware/software codesign

Pages 69 - 73

https://doi.org/10.1145/301177.301215

Published: 01 March 1999 Publication History

PDF eReader

References

[1]

M. Genoe, Alcatel, Requirements capturing and specification of Systems-on-Chip, MEDEA/ESPRIT conference on hardware/software codesign, 1998

Google Scholar

[2]

S. Tsasakou, C. Dre, H. Khamtanasis, A. Birbas, University of Patrasnntmcom SA, Combined assessment of an industrial current practice and CoWare's methodology to the codesignicosimulation problem, MEDEAI ESPRIT conference on HW/SW codesign, 1998

Google Scholar

[3]

C. Bathe& G. Mas, F. Pogodalla & al., STMicroelectronics, Functional verification metbodology of Chameleon processor, 33rd DAC, 1996

Digital Library

Google Scholar

[4]

K. Hashmi, A. C. Bruce, Design and use of a systemlevel specification and verification methodology, EURO-DAC 95

Digital Library

Google Scholar

[5]

J. Monaco, D. Holloway, R. Raina, Functional verification methodology for tbe PowerPC 604 microprocessor, 33rd DAC, 1996

Digital Library

Google Scholar

[6]

M. Santana, R Paulin, Retargeting FlexWare to an application-specific DSP processor, MEDEAfBSPRIT conference on hardware/software codesign, 1998

Google Scholar

[7]

P. Paulin, A &xible hardware/software development environment and its application to consumer multimedia products designs, CODES/CASHB'98

Google Scholar

[8]

A. Sangiovanni-Vincentel, J. Liu, M. Lajolo, Software timing analysis using hardware/software cosimulation and instruction set simulator, CODES/ CASHE'98

Digital Library

Google Scholar

[9]

A.A. lerraya, I.M. Daveau, G. Marchioro, hardware/ software codesign of an ATM network interface card: a case study, CODESICASHE'98

Digital Library

Google Scholar

[10]

M. Benjamin, D. Geist, A. Hatman, G. Mas, R. Smeets, Y. Wolfsthal, STMicroelectronics and IBM Science and Technology, Haifa Research Lab. A Study in Coverage-Driven Test Generation, DAC'99

Digital Library

Google Scholar

Cited By

View all

Arató PMann ZOrbán A(2005)Extending component-based design with hardware componentsScience of Computer Programming10.1016/j.scico.2004.11.00356:1-2(23-39)Online publication date: 1-Apr-2005
https://dl.acm.org/doi/10.1016/j.scico.2004.11.003
Ohba NTakano KMalik SFix LKahng A(2004)An SoC design methodology using FPGAs and embedded microprocessorsProceedings of the 41st annual Design Automation Conference10.1145/996566.996769(747-752)Online publication date: 7-Jun-2004
https://dl.acm.org/doi/10.1145/996566.996769
Arató PMann ZOrbán A(2004)Component-Based Hardware-Software Co-designOrganic and Pervasive Computing – ARCS 200410.1007/978-3-540-24714-2_14(169-183)Online publication date: 2004
https://doi.org/10.1007/978-3-540-24714-2_14
Show More Cited By

Index Terms

Fast prototyping: a system design flow for fast design, prototyping and efficient IP reuse
1. Hardware
  1. Hardware test
  2. Hardware validation

Recommendations

HW/SW co-design for public-key cryptosystems on the 8051 micro-controller

It is a challenge to implement large word length public-key algorithms on embedded systems. Examples are smartcards, RF-ID tags and mobile terminals. This paper presents a HW/SW co-design solution for RSA and Elliptic Curve Cryptography (ECC) over GF(p) ...
Hw/Sw Co-Design technique for 2D fast fourier transform algorithm on Zynq SoC
Abstract
The Two-Dimensional Fast Fourier Transform (2D-FFT) algorithm is used for the study of many modern systems applied for security and biometrics. The adoption of this algorithm, which is a compute intensive task, is limited due to its ...
Highlights
- Underline the effect of the Hw/Sw co-design of the 2D-FFT algorithm for the reduction of the processing time and power consumption.
Hardware/software co-design for particle swarm optimization algorithm

This paper presents a hardware/software (HW/SW) co-design approach using SOPC technique and pipeline design method to improve design flexibility and execution performance of particle swarm optimization (PSO) for embedded applications. Based on modular ...

Comments

Information & Contributors

Information

Published In

CODES '99: Proceedings of the seventh international workshop on Hardware/software codesign

March 1999

216 pages

ISBN:1581131321

DOI:10.1145/301177

Chairmen:
Ahmed Amine Jerraya
TIMA Lab, France
,
Luciano Lavagno
Politecnico di Torino, Turin, Italy
,
Frank Vahid
Univ. of California, Riverside

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 March 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

CODES99

Sponsor:

SIGDA
SIGSOFT
IEEE-CS
IFIP

CODES99: International Conference on Hardware/Software Codesign

Rome, Italy

Acceptance Rates

CODES '99 Paper Acceptance Rate 40 of 98 submissions, 41%;

Overall Acceptance Rate 280 of 864 submissions, 32%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
285
Total Downloads

Downloads (Last 12 months)18
Downloads (Last 6 weeks)5

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Arató PMann ZOrbán A(2005)Extending component-based design with hardware componentsScience of Computer Programming10.1016/j.scico.2004.11.00356:1-2(23-39)Online publication date: 1-Apr-2005
https://dl.acm.org/doi/10.1016/j.scico.2004.11.003
Ohba NTakano KMalik SFix LKahng A(2004)An SoC design methodology using FPGAs and embedded microprocessorsProceedings of the 41st annual Design Automation Conference10.1145/996566.996769(747-752)Online publication date: 7-Jun-2004
https://dl.acm.org/doi/10.1145/996566.996769
Arató PMann ZOrbán A(2004)Component-Based Hardware-Software Co-designOrganic and Pervasive Computing – ARCS 200410.1007/978-3-540-24714-2_14(169-183)Online publication date: 2004
https://doi.org/10.1007/978-3-540-24714-2_14
Mishra PDutt NNicolau AHermida RAboulhamid E(2001)Functional abstraction driven design space exploration of heterogeneous programmable architecturesProceedings of the 14th international symposium on Systems synthesis10.1145/500001.500061(256-261)Online publication date: 30-Sep-2001
https://dl.acm.org/doi/10.1145/500001.500061
Sforza FBattu LBrunelli MCastelnuovo AMagnaghi M(2001)A "design for verification" methodologyProceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design10.1109/ISQED.2001.915205(50-55)Online publication date: 2001
https://doi.org/10.1109/ISQED.2001.915205
Bautista TNúñez A(2000)Synthesis Experiments and Performance Metrics for Evaluating the Quality of IP Blocks and MegacellsProceedings of the 1st International Symposium on Quality of Electronic Design10.5555/850998.855855Online publication date: 20-Mar-2000
https://dl.acm.org/doi/10.5555/850998.855855
Carloni LSangiovanni-Vincentelli ADe Micheli G(2000)Performance analysis and optimization of latency insensitive systemsProceedings of the 37th Annual Design Automation Conference10.1145/337292.337441(361-367)Online publication date: 1-Jun-2000
https://dl.acm.org/doi/10.1145/337292.337441
Olesen ONielsen I(2000)Managing Microelectronics Education for the Future and Tackling the Information OverflowMicroelectronics Education10.1007/978-94-015-9506-3_54(235-238)Online publication date: 2000
https://doi.org/10.1007/978-94-015-9506-3_54

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

HW/SW co-design for public-key cryptosystems on the 8051 micro-controller

Hw/Sw Co-Design technique for 2D fast fourier transform algorithm on Zynq SoC

Hardware/software co-design for particle swarm optimization algorithm

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

References

Cited By

Index Terms

Recommendations

HW/SW co-design for public-key cryptosystems on the 8051 micro-controller

Hw/Sw Co-Design technique for 2D fast fourier transform algorithm on Zynq SoC

Hardware/software co-design for particle swarm optimization algorithm

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations