research-article

Open access

Energy Transparency for Deeply Embedded Programs

Authors:

Kyriakos Georgiou,

Steve Kerrison,

Zbigniew Chamski,

Kerstin EderAuthors Info & Claims

ACM Transactions on Architecture and Code Optimization (TACO), Volume 14, Issue 1

Article No.: 8, Pages 1 - 26

https://doi.org/10.1145/3046679

Published: 21 March 2017 Publication History

Abstract

Energy transparency is a concept that makes a program’s energy consumption visible, from hardware up to software, through the different system layers. Such transparency can enable energy optimizations at each layer and between layers, as well as help both programmers and operating systems make energy-aware decisions. In this article, we focus on deeply embedded devices, typically used for Internet of Things (IoT) applications, and demonstrate how to enable energy transparency through existing static resource analysis (SRA) techniques and a new target-agnostic profiling technique, without hardware energy measurements. Our novel mapping technique enables software energy consumption estimations at a higher level than the Instruction Set Architecture (ISA), namely the LLVM intermediate representation (IR) level, and therefore introduces energy transparency directly to the LLVM optimizer. We apply our energy estimation techniques to a comprehensive set of benchmarks, including single- and multithreaded embedded programs from two commonly used concurrency patterns: task farms and pipelines. Using SRA, our LLVM IR results demonstrate a high accuracy with a deviation in the range of 1% from the ISA SRA. Our profiling technique captures the actual energy consumption at the LLVM IR level with an average error of 3%.

Supplementary Material

TACO1401-08 (taco1401-08.pdf)

Slide deck associated with this paper

Download
823.92 KB

References

[1]

E. Albert, P. Arenas, S. Genaim, and G. Puebla. 2011. Closed-form upper bounds in static cost analysis. Journal of Automated Reasoning 46, 2, 161--203.

Digital Library

[2]

D. E. Alonso-Blas and S. Genaim. 2012. On the limits of the classical approach to cost analysis. 7460, 405--421.

Digital Library

[3]

ARM. 2016. Cortex-M Series Family. Retrieved February 17, 2017, from http://www.arm.com/products/processors/cortex-m.

[4]

C. Blackmore, O. Ray, and K. Eder. 2015. A logic programming approach to predict effective compiler settings for embedded software. Theory and Practice of Logic Programming 15, 4--5, 481--494.

[5]

A. Bogliolo, L. Benini, G. D. Micheli, and B. Ricc. 1997. Gate-level power and current simulation of CMOS integrated circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 5, 4, 473--488.

Digital Library

[6]

C. Brandolese, S. Corbetta, and W. Fornaciari. 2011. Software energy estimation based on statistical characterization of intermediate compilation code. In Proceedings of the 2011 International Symposium on Low Power Electronics and Design (ISLPED’11). 333--338.

Digital Library

[7]

G. Brat, J. A. Navas, N. Shi, and A. Venet. 2014. IKOS: A framework for static analysis based on abstract interpretation. In Software Engineering and Formal Methods. Springer, 271--277.

[8]

D. Brooks, V. Tiwari, and M. Martonosi. 2000. Wattch: A framework for architectural-level power analysis and optimizations. ACM SIGARCH Computer Architecture News 28, 2, 83--94.

Digital Library

[9]

G. Contreras and M. Martonosi. 2005. Power prediction for Intel XScale processors using performance monitoring unit events. In Proceedings of the 2005 International Symposium on Low Power Electronics and Design (ISLPED’05). IEEE, Los Alamitos, CA, 221--226.

Digital Library

[10]

S. K. Debray, P. López-García, M. Hermenegildo, and N.-W. Lin. 1997. Lower bound cost estimation for logic programs. In Proceedings of the 1997 International Logic Programming Symposium. 291--305.

Digital Library

[11]

DWARF. 2013. The DWARF Debugging Standard. Retrieved February 17, 2017, from http://dwarfstd.org/.

[12]

K. Eder, J. P. Gallagher, P. López-García, H. Muller, Z. Banković, K. Georgiou, R. Haemmerlé, et al. 2016. ENTRA: Whole-systems energy transparency. Microprocessors and Microsystems, 278--286.

Digital Library

[13]

K. Eder, K. Georgiou, and N. Grech (Eds.). 2013. Common Assertion Language. ENTRA Project: Whole-Systems Energy Transparency (FET project 318337). Deliverable 2.1. Available at http://entraproject.eu.

[14]

J. Engblom, A. Ermedahl, and F. Stappert. 2000. Comparing different worst-case execution time analysis methods. In Proceedings of the Work-in-Progress Session of the 21st IEEE Real-Time Systems Symposium (RTSS’00).

[15]

M. Field. 2014. Binary division. Retrieved February 17, 2017, from https://github.com/kg8280/EnergyTransparency/blob/master/Benchmarks/radix4Division.zip.

[16]

K. Georgiou. 2016a. Energy Transparency for Deeply Embedded Programs—Benchmarks. Retrieved February 17, 2017, from https://github.com/kg8280/EnergyTransparency.

[17]

K. Georgiou. 2016b. Energy Transparency for Deeply Embedded Programs—FNOP Modeling. Retrieved February 17, 2017, from https://github.com/kg8280/EnergyTransparency/blob/master/FnopModeling.pdf.

[18]

N. Grech, K. Georgiou, J. Pallister, S. Kerrison, J. Morse, and K. Eder. 2015. Static analysis of energy consumption for LLVM IR programs. In Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems (SCOPES’15). ACM, New York, NY.

Digital Library

[19]

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. 2010. The Mälardalen WCET benchmarks—past, present and future. In Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis.

[20]

M. Hermenegildo, G. Puebla, F. Bueno, and P. López-García. 2005. Integrated program debugging, verification, and optimization using abstract interpretation (and the Ciao system preprocessor). Science of Computer Programming 58, 1--2, 115--140.

Digital Library

[21]

J. Hoffmann, K. Aehlig, and M. Hofmann. 2012. Multivariate amortized resource analysis. ACM Transactions on Programming Languages and Systems 34, 3, 14.

Digital Library

[22]

S. J. Hollis and S. Kerrison. 2016. Swallow: Building an energy-transparent many-core embedded real-time system. In Proceedings of the 2016 Design, Automation, and Test in Europe Conference and Exhibition (DATE’16). 73--78.

Digital Library

[23]

J. Hauser. 2014. Berkeley SoftFloat. Retrieved February 17, 2017, from http://www.jhauser.us/arithmetic/SoftFloat.html.

[24]

M. E. A. Ibrahim, M. Rupp, and H. A. H. Fahmy. 2008. Power estimation methodology for VLIW digital signal processors. In Proceedings of the 2008 42nd Asilomar Conference on Signals, Systems, and Computers. IEEE, Los Alamitos, CA, 1840--1844.

[25]

R. Jayaseelan, T. Mitra, and X. Li. 2006. Estimating the worst-case energy consumption of embedded software. In Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium. 81--90.

Digital Library

[26]

S. Kerrison and K. Eder. 2015. Energy modeling of software for a hardware multithreaded embedded microprocessor. ACM Transactions on Embedded Computing Systems 14, 3, 56:1--56:25.

Digital Library

[27]

P. C. Kocher, J. Jaffe, and B. Jun. 1999. Differential power analysis. In Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology (CRYPTO’99). 388--397.

Digital Library

[28]

C. Lattner and V. S. Adve. 2004. LLVM: A compilation framework for lifelong program analysis and transformation. In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization (CGO’04). 75--88.

Digital Library

[29]

C. Lattner and D. Patel. 2014. Extensible Metadata in LLVM IR. Retrieved February 17, 2017, from http://blog.llvm.org/2010/04/extensible-metadata-in-llvm-ir.html.

[30]

Y.-T. S. Li and S. Malik. 1995. Performance analysis of embedded software using implicit path enumeration. In Proceedings of the 32nd Annual ACM/IEEE Design Automation Conference (DAC’95). ACM, New York, NY, 456--461.

Digital Library

[31]

Y.-T. S. Li and S. Malik. 1997. Performance analysis of embedded software using implicit path enumeration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 16, 12, 1477--1487.

Digital Library

[32]

C.-Y. Lin, C.-B. Kuan, W.-L. Shih, and J. K. Lee. 2015. Compilers for low power with design patterns on embedded multicore systems. Journal of Signal Processing Systems 80, 3, 277--293.

Digital Library

[33]

U. Liqat, S. Kerrison, A. Serrano, K. Georgiou, P. Lopez-Garcia, N. Grech, M. V. Hermenegildo, and K. Eder. 2014. Energy consumption analysis of programs based on XMOS ISA-level models. In Proceedings of the 23rd International Symposium on Logic-Based Program Synthesis and Transformation (LOPSTR’13).

[34]

LLVMorg. 2014. The LLVM Compiler Infrastructure. Retrieved February 17, 2017, from http://www.llvm.org/.

[35]

D. May. 2009. The XMOS XS1 Architecture. Retrieved February 17, 2017, from https://www.xmos.com/download/private/The-XMOS-XS1-Architecture%281.0%29.pdf.

[36]

J. Navas, M. Méndez-Lojo, and M. Hermenegildo. 2008. Safe upper-bounds inference of energy consumption for Java bytecode applications. In Proceedings of the 6th NASA Langley Formal Methods Workshop (LFM’08).

[37]

J. Navas, M. Méndez-Lojo, and M. Hermenegildo. 2009. User-definable resource usage bounds analysis for Java bytecode. Electronic Notes in Theoretical Computer Science 253, 5, 65--82.

Digital Library

[38]

J. Navas, E. Mera, P. López-García, and M. Hermenegildo. 2007. User-definable resource bounds analysis for logic programs. In Logic Programs. Lecture Notes in Computer Science, Vol. 4670. Springer, 348--363.

Digital Library

[39]

G. Ottosson and M. Sjodin. 1997. Worst-case execution time analysis for modern hardware architectures. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Real-Time Systems (LCT-RTS’97 ). 47--55.

[40]

O. Ozturk, K. Mahmut, and C. Guangyu. 2013. Compiler-directed energy reduction using dynamic voltage scaling and voltage islands for embedded systems. IEEE Transactions on Computers 62, 2, 268--278.

Digital Library

[41]

J. Pallister, J. Bennett, and S. Hollis. 2013. The BEEBS Benchmark Suite. Retrieved February 17, 2017, from http://www.cs.bris.ac.uk/Research/Micro/beebs.jsp.

[42]

J. Pallister, K. Eder, and S. J. Hollis. 2015a. Optimizing the flash-RAM energy trade-off in deeply embedded systems. In Proceedings of the 2015 IEEE/ACM International Symposium on Code Generation and Optimization (CGO’15). 115--124.

[43]

J. Pallister, K. Eder, S. J. Hollis, and J. Bennett. 2014. A high-level model of embedded flash energy consumption. In Proceedings of the 2014 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES’14). ACM, New York, NY, Article No. 20.

Digital Library

[44]

J. Pallister, S. Kerrison, J. Morse, and K. Eder. 2015b. Data dependent energy modelling: A worst case perspective. arXiv:1505.03374.

[45]

D. Potop-Butucaru and I. Puaut. 2013. Integrated worst-case execution time estimation of multicore applications. In Proceedings of the 13th International Workshop on Worst-Case Execution Time Analysis. 21--31.

[46]

S. Rele, S. Pande, S. Onder, and R. Gupta. 2002. Optimizing Static Power Dissipation by Functional Units in Superscalar Processors. Springer, Berlin, Germany, 261--275.

Digital Library

[47]

M. Rosendahl. 1989. Automatic complexity analysis. In Proceedings of the 4th International Conference on Functional Programming Languages and Computer Architecture (FPCA’89). ACM, New York, NY, 144--156.

Digital Library

[48]

M. Sami, D. Sciuto, C. Silvano, and V. Zaccaria. 2002. An instruction-level energy model for embedded VLIW architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21, 9, 998--1010.

Digital Library

[49]

D. Sarta, D. Trifone, and G. Ascia. 1999. A data dependent approach to instruction level power estimation. In Proceedings of the 1999 IEEE Alessandro Volta Memorial Workshop on Low-Power Design. 182--190.

Digital Library

[50]

M. P. Schellekens. 2010. MOQA: Unlocking the potential of compositional static average-case analysis. Journal of Logic and Algebraic Programming 79, 1, 61--83.

[51]

S. Schubert, D. Kostic, W. Zwaenepoel, and K. G. Shin. 2012. Profiling software for energy consumption. In Proceedings of the 2012 IEEE International Conference on Green Computing and Communications (GreenCom’12). 515--522.

Digital Library

[52]

Y. S. Shao and D. Brooks. 2013. Energy characterization and instruction-level energy model of Intel’s Xeon Phi processor. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’13). IEEE, Los Alamitos, CA, 389--394.

Digital Library

[53]

W. Shih, Y.-P. You, C.-W. Huang, and J. K. Lee. 2014. Compiler optimization for reducing leakage power in multithread BSP programs. ACM Transactions on Design Automation of Electronic Systems 20, 1, Article No. 9.

Digital Library

[54]

A. Srivastava and A. Eustace. 1994. ATOM: A system for building customized program analysis tools. In Proceedings of the ACM SIGPLAN 1994 Conference on Programming Language Design and Implementation (PLDI’94). ACM, New York, NY, 196--205.

Digital Library

[55]

S. Steinke, M. Knauer, L. Wehmeyer, and P. Marwedel. 2001. An accurate and fine grain instruction-level energy model supporting software optimizations. In Proc.eedings of the 2001 International Workshop on Power and Timing Modeling, Optimization, and Simulation (PATMOS’01).

[56]

H. Theiling and C. Ferdinand. 1998. Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis. In Proceedings of the 19th IEEE Real-Time Systems Symposium. 144--153.

Digital Library

[57]

V. Tiwari, S. Malik, A. Wolfe, and M. Tien-Chien Lee. 1996. Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 13, 2--3, 223--238.

[58]

J. M. Townley. 2013. Practical Programming for Static Average-Case Analysis: The MOQA Investigation. Ph.D. Dissertation. University College Cork.

[59]

P. Vasconcelos and K. Hammond. 2003. Inferring cost equations for recursive, polymorphic and higher-order functional programs. In Implementation of Functional Languages. Lecture Notes in Computer Science, Vol. 3145. Springer, 86--101.

Digital Library

[60]

P. Wägemann, T. Distler, T. Hönig, H. Janker, R. Kapitza, and W. Schröder-Preikschat. 2015. Worst-case energy consumption analysis for energy-constrained embedded systems. In Proceedings of the 2015 27th Euromicro Conference on Real-Time Systems (ECRTS’15).

Digital Library

[61]

D. Watt. 2009. Programming XC on XMOS Devices. XMOS Limited. http://books.google.co.uk/books?id=81klKQEACAAJ.

[62]

V. M. Weaver, M. Johnson, K. Kasichayanula, J. Ralph, P. Luszczek, D. Terpstra, and S. Moore. 2012. Measuring energy and power with PAPI. In Proceedings of the 2012 41st International Conference on Parallel Processing Workshops (ICPPW’12). IEEE, Los Alamitos, CA, 262--268.

Digital Library

[63]

B. Wegbreit. 1975. Mechanical program analysis. Communications of the ACM 18, 9, 528--539.

Digital Library

[64]

T. Wei, J. Mao, W. Zou, and Y. Chen. 2007. A new algorithm for identifying loops in decompilation. In Static Analysis. Lecture Notes in Computer Science, Vol. 4634. Springer, 170--183.

Digital Library

[65]

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, et al. 2008. The worst-case execution-time problem—overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems 7, 3, Article No. 36.

Digital Library

[66]

XMOS. 2014a. Code to perform standard DSP functions, such as Biquads, FIRs, sample rate conversion. Retrieved February 17, 2017, from https://github.com/xcore/sc_dsp_filters.

[67]

XMOS. 2014b. xTIMEcomposer. Retrieved February 17, 2017, from https://www.xmos.com/support/xtools.

[68]

XMOS. 2016a. Debug with Printf in Real-Time. Retrieved February 17, 2017, from https://www.xmos.com/support/tools/other?subcategory=8component=14774.

[69]

XMOS. 2016b. xCORE-Analog SliceKIT. Retrieved February 17, 2017, from https://www.xmos.com/support/boards?product=17554.

[70]

F. Zuleger, S. Gulwani, M. Sinn, and H. Veith. 2012. Bound analysis of imperative programs with the size-change abstraction (extended version). arXiv:1203.5303.

Digital Library

Cited By

Castrillon JDesnos KGoens AMenard C(2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-981-15-6401-7_45-2
Nikov KGeorgiou KChamski ZEder KNunez-Yanez J(2022)Accurate Energy Modelling on the Cortex-M0 Processor for Profiling and Static Analysis2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)10.1109/ICECS202256217.2022.9971086(1-4)Online publication date: 24-Oct-2022
https://doi.org/10.1109/ICECS202256217.2022.9971086
Castrillon JDesnos KGoens AMenard C(2022)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-1(1-40)Online publication date: 28-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_45-1
Show More Cited By

Index Terms

Energy Transparency for Deeply Embedded Programs
1. General and reference
  1. Cross-computing tools and techniques
    1. Metrics

Recommendations

Evaluation of processor code efficiency for embedded systems
ICS '01: Proceedings of the 15th international conference on Supercomputing

This paper evaluates the code efficiency of the ARM, Java, and x86 instruction sets by compiling the SPEC CPU95/ CPU2000/JVM98 and CaffeineMark benchmarks, in terms of code sizes, basic block sizes, instruction distributions, and average instruction ...
Register Allocation for Compressed ISAs in LLVM
CC 2023: Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction

We present an adaptation to the LLVM greedy register allocator to improve code density for compressed RISC ISAs.
Many RISC architectures have extensions defining smaller encodings for common instructions, typically 16 rather than 32 bits wide. However,...
WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture
LCTES '12

Worst-Case Execution Time (WCET) is one of the most important metrics in real-time embedded system design. For embedded systems with clustered VLIW architecture, register allocation, instruction scheduling, and cluster assignment are three key ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Architecture and Code Optimization

ACM Transactions on Architecture and Code Optimization Volume 14, Issue 1

March 2017

258 pages

ISSN:1544-3566

EISSN:1544-3973

DOI:10.1145/3058793

Editor:
Koen De Bosschere
Ghent University

Issue’s Table of Contents

Copyright © 2017 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 March 2017

Accepted: 01 January 2017

Revised: 01 December 2016

Received: 01 September 2016

Published in TACO Volume 14, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

ENTRA: Whole-Systems Energy Transparency
ICT-Energy
ARTEMIS Joint Undertaking
European Commission
European Union Seventh Framework Programme (FP7/2007-2013)

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

19
Total Citations
View Citations
567
Total Downloads

Downloads (Last 12 months)76
Downloads (Last 6 weeks)10

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Castrillon JDesnos KGoens AMenard C(2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-981-15-6401-7_45-2
Nikov KGeorgiou KChamski ZEder KNunez-Yanez J(2022)Accurate Energy Modelling on the Cortex-M0 Processor for Profiling and Static Analysis2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)10.1109/ICECS202256217.2022.9971086(1-4)Online publication date: 24-Oct-2022
https://doi.org/10.1109/ICECS202256217.2022.9971086
Castrillon JDesnos KGoens AMenard C(2022)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-1(1-40)Online publication date: 28-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_45-1
Shekarisaz MThiele LKargahi M(2021)Automatic Energy-Hotspot Detection and Elimination in Real-Time Deeply Embedded Systems2021 IEEE Real-Time Systems Symposium (RTSS)10.1109/RTSS52674.2021.00020(97-109)Online publication date: Dec-2021
https://doi.org/10.1109/RTSS52674.2021.00020
Guldner AKern EKreten SNaumann S(2021)Criteria for Sustainable Software Products: Analyzing Software, Informing Users, and PoliticsSoftware Sustainability10.1007/978-3-030-69970-3_2(17-42)Online publication date: 6-Oct-2021
https://doi.org/10.1007/978-3-030-69970-3_2
Rieger FBockisch CHung CCerny TShin DBechini A(2020)Evaluating techniques for method-exact energy measurementsProceedings of the 35th Annual ACM Symposium on Applied Computing10.1145/3341105.3374105(125-128)Online publication date: 30-Mar-2020
https://dl.acm.org/doi/10.1145/3341105.3374105
Bordonaro AGaglio SLo Re GMartorella GPeri D(2020)On-board Energy Consumption Assessment for Symbolic Execution Models on Embedded Devices2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)10.1109/ETFA46521.2020.9211981(1359-1362)Online publication date: Sep-2020
https://doi.org/10.1109/ETFA46521.2020.9211981
Eder K(2020)Gaining Confidence in the Trustworthiness of Robotic and Autonomous SystemsSoftware Engineering for Robotics10.1007/978-3-030-66494-7_5(139-164)Online publication date: 17-Dec-2020
https://doi.org/10.1007/978-3-030-66494-7_5
Brown CBarwell AMarquer YMinh CZendra OKomendantskaya E(2019)Type-Driven Verification of Non-functional PropertiesProceedings of the 21st International Symposium on Principles and Practice of Declarative Programming10.1145/3354166.3354171(1-15)Online publication date: 7-Oct-2019
https://dl.acm.org/doi/10.1145/3354166.3354171
Eichler CWägemann PSchröder-Preikschat WZimmerling M(2019)GENEEProceedings of the 2nd Workshop on Benchmarking Cyber-Physical Systems and Internet of Things10.1145/3312480.3313170(1-6)Online publication date: 15-Apr-2019
https://dl.acm.org/doi/10.1145/3312480.3313170
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

Media

Figures

Other

Tables

View Issue’s Table of Contents