Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3061639.3062220acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack

Published: 18 June 2017 Publication History
  • Get Citation Alerts
  • Abstract

    Fault attack becomes a serious threat to system security and requires to be evaluated in the design stage. Existing methods usually ignore the intrinsic uncertainty in attack process and suffer from low scalability. In this paper, we develop a general framework to evaluate system vulnerability against fault attack. A holistic model for fault injection is incorporated to capture the probabilistic nature of attack process. Based on the probabilistic model, a security metric named as System Security Factor (SSF) is defined to measure the system vulnerability. In the framework, a Monte Carlo method is leveraged to enable a feasible evaluation of SSF for different systems, security policies, and attack techniques. We enhance the framework with a novel system pre-characterization procedure, based on which an importance sampling strategy is proposed. Experimental results on a commercial processor demonstrate that compared to random sampling, a 2500X speedup is achieved with the proposed sampling strategy. Meanwhile, 3% registers are identified to contribute to more than 95% SSF. By hardening these registers, a 6.5X security improvement can be achieved with less than 2% area overhead.

    References

    [1]
    Y. Li et al., "Fault sensitivity analysis," in Proc. Int. Conf. on Cryptographic Hardware and Embedded Systems, 2010.
    [2]
    A. Barenghi et al., "Fault injection attacks on cryptographic devices: Theory, practice, and countermeasures," Proc. of the IEEE, 2012.
    [3]
    B. Yuce et al., "Improving fault attacks on embedded software using risc pipeline characterization," in Proc. IEEE Workshop Fault Diagnosis and Tolerance in Cryptography, 2015.
    [4]
    D. Agrawal et al., "The EM side-channels," in Proc. Int. Conf. on Cryptographic Hardware and Embedded Systems, 2002.
    [5]
    R. Hund et al., "Practical timing side channel attacks against kernel space aslr," in Proc. IEEE Symp. on Security and Privacy, 2013.
    [6]
    M. Tunstall et al., "Differential fault analysis of the advanced encryption standard using a single fault," in Proc. Int. Workshop on Information Security Theory and Practices, 2011.
    [7]
    L. Hemme, "A differential fault attack against early rounds of (triple-) des," in Proc. Int. Conf. on Cryptographic Hardware and Embedded Systems, 2004.
    [8]
    E. Biham et al., "Impossible fault analysis of rc4 and differential fault analysis of rc4," in Proc. Int. Workshop on Fast Software Encryption, 2005.
    [9]
    J. G. Van Woudenberg et al., "Practical optical fault injection on secure microcontrollers," in Proc. IEEE Workshop Fault Diagnosis and Tolerance in Cryptography, 2011.
    [10]
    B. Yuce et al., "FAME: Fault-attack aware microprocessor extensions for hardware fault detection and software fault response," 2016.
    [11]
    A. Nahiyan et al., "AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs," in Proc. IEEE/ACM Design Automation Conf., 2016.
    [12]
    H. Salmani et al., "Analyzing circuit vulnerability to hardware trojan insertion at the behavioral level," in Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2013.
    [13]
    B. Yuce et al., "TVVF: Estimating the vulnerability of hardware cryptosystems against timing violation attacks," in Proc. IEEE Int. Symp. on Hardware Oriented Security and Trust, 2015.
    [14]
    C.-N. Chen et al., "Differential fault analysis on aes key schedule and some countermeasures," in Proc. Australasian Conf. on Information Security and Privacy, 2003.
    [15]
    J. Fan et al., "State-of-the-art of secure ecc implementations: A survey on known side-channel attacks and countermeasures.," in Proc. IEEE Int. Symp. on Hardware Oriented Security and Trust, 2010.
    [16]
    M. Li et al., "A monte carlo simulation flow for seu analysis of sequential circuits," in Proc. IEEE/ACM Design Automation Conf., 2016.
    [17]
    S. S. Mukherjeeet al., "The soft error problem: An architectural perspective," in Proc. Int. Symp. on High-Performance Computer Architecture, 2005.
    [18]
    M. Fazeli et al., "Soft error rate estimation of digital circuits in the presence of multiple event transients (METs)," in Proc. Design, Automation and Test in Europe, 2011.
    [19]
    S. Mitra et al., "Robust system design with built-in soft-error resilience," J. of Computer, 2005.
    [20]
    M. Zhang et al., "Sequential element design with built-in soft error resilience," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2006.

    Cited By

    View all
    • (2021)Vulnerability Analysis of Power System with Wind Farm Integrated Considering High-Speed Rail Loads2021 IEEE 16th Conference on Industrial Electronics and Applications (ICIEA)10.1109/ICIEA51954.2021.9516200(345-350)Online publication date: 1-Aug-2021
    • (2021)Security Closure of Physical Layouts ICCAD Special Session Paper2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)10.1109/ICCAD51958.2021.9643543(1-9)Online publication date: 1-Nov-2021
    • (2018)An Energy-Efficient Trusted FSM Design Technique to Thwart Fault Injection and Trojan Attacks2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)10.1109/VLSID.2018.40(73-78)Online publication date: Jan-2018
    • Show More Cited By
    1. Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack

        Recommendations

        Comments

        Information & Contributors

        Information

        Published In

        cover image ACM Conferences
        DAC '17: Proceedings of the 54th Annual Design Automation Conference 2017
        June 2017
        533 pages
        ISBN:9781450349277
        DOI:10.1145/3061639
        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Sponsors

        In-Cooperation

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        Published: 18 June 2017

        Permissions

        Request permissions for this article.

        Check for updates

        Qualifiers

        • Research-article
        • Research
        • Refereed limited

        Conference

        DAC '17
        Sponsor:

        Acceptance Rates

        Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

        Upcoming Conference

        DAC '25
        62nd ACM/IEEE Design Automation Conference
        June 22 - 26, 2025
        San Francisco , CA , USA

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)6
        • Downloads (Last 6 weeks)0
        Reflects downloads up to 29 Jul 2024

        Other Metrics

        Citations

        Cited By

        View all
        • (2021)Vulnerability Analysis of Power System with Wind Farm Integrated Considering High-Speed Rail Loads2021 IEEE 16th Conference on Industrial Electronics and Applications (ICIEA)10.1109/ICIEA51954.2021.9516200(345-350)Online publication date: 1-Aug-2021
        • (2021)Security Closure of Physical Layouts ICCAD Special Session Paper2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)10.1109/ICCAD51958.2021.9643543(1-9)Online publication date: 1-Nov-2021
        • (2018)An Energy-Efficient Trusted FSM Design Technique to Thwart Fault Injection and Trojan Attacks2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)10.1109/VLSID.2018.40(73-78)Online publication date: Jan-2018
        • (2018)A Vulnerability Test Method for Speech Recognition Systems Based on Frequency Signal Processing2018 IEEE Third International Conference on Data Science in Cyberspace (DSC)10.1109/DSC.2018.00150(943-947)Online publication date: Jun-2018
        • (2018)New Lightweight Architectures for Secure FSM Design to Thwart Fault Injection and Trojan AttacksJournal of Electronic Testing: Theory and Applications10.1007/s10836-018-5762-534:6(697-708)Online publication date: 1-Dec-2018

        View Options

        Get Access

        Login options

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Media

        Figures

        Other

        Tables

        Share

        Share

        Share this Publication link

        Share on social media