Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3109984.3110008acmconferencesArticle/Chapter ViewAbstractPublication PagessbcciConference Proceedingsconference-collections
research-article

Analyzing lockstep dual-core ARM cortex-A9 soft error mitigation in freeRTOS applications

Published: 28 August 2017 Publication History

Abstract

This paper evaluates the efficiency and performance impact of a dual-core lockstep as a method for fault-tolerance running on top of FreeRTOS applications. The method was implemented on a dual-core ARM Cortez-A9 processor embedded into the Zynq-7000 APSoC. Fault injection experiments show that the method can mitigate up to 63% on the FreeRTOS applications. This result is very near to the mitigation achievable on bare-metal. Results also show that the overhead caused by the method is higher on FreeRTOS application than it is on bare-metal.

References

[1]
2010-2011. Cortex-R5 and Cortex-R5F Technical Reference Manual. Rev:r1p1. (2010--2011).
[2]
F. Abate and et al. 2008. A New Mitigation Approach for Soft Errors in Embedded Processors. IEEE Trans. Nucl. Sci. 55, 4 (Aug 2008), 2063--2069.
[3]
J. R. Azambuja, M. Altieri, J. Becker, and F. L. Kastensmidt. 2013. HETA: Hybrid Error-Detection Technique Using Assertions. IEEE Transactions on Nuclear Science 60, 4 (Aug 2013), 2805--2812.
[4]
R. Barry. 2017. FreeRTOS. (2017). http://www.freertos.org
[5]
R. C. Baumann. 2005. Radiation-induced soft errors in advanced semiconductor technologies. IEEE Transactions on Device and Materials Reliability 5, 3 (Sept 2005), 305--316.
[6]
N. S. Bowen and D. K. Pradham. 1993. Processor- and memory-based checkpoint and rollback recovery. Computer 26, 2 (Feb 1993), 22--31.
[7]
E. Chielle, G. S. Rodrigues, F. L. Kastensmidt, S. Cuenca-Asensi, L. A. Tambara, P. Rech, and H. Quinn. 2015. S-SETA: Selective Software-Only Error-Detection Technique Using Assertions. IEEE Transactions on Nuclear Science 62, 6 (Dec 2015), 3088--3095.
[8]
Á. B. de Oliveira, L. A. Tambara, and F. L. Kastensmidt. 2017. Applying lockstep in dual-core ARM Cortex-A9 to mitigate radiation-induced soft errors. In 2017 IEEE 8th Latin American Symposium on Circuits Systems (LASCAS). 1--4.
[9]
Á. B. de Oliveira, L. A. Tambara, and F. L. Kastensmidt. 2017. Exploring Performance Overhead Versus Soft Error Detection in Lockstep Dual-Core ARM Cortex-A9 Processor Embedded into Xilinx Zynq APSoC. Springer International Publishing, Cham, 189--201.
[10]
P. E. Dodd, M. R. Shaneyfelt, J. R. Schwank, and G. L. Hash. 2003. Neutron-induced latchup in SRAMs at ground level. In 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual. 51--55.
[11]
M. Fayyaz and T. Vladimirova. 2014. Fault-Tolerant Distributed approach to satellite On-Board Computer design. In 2014 IEEE Aerospace Conference. 1--12.
[12]
O. Goloubeva, M. Rebaudengo, M. S. Reorda, and M. Violante. 2006. Software-implemented hardware fault tolerance. Springer Science & Business Media.
[13]
J. Gomez-Cornejo and et al. 2013. Fast context reloading lockstep approach for SEUs mitigation in a FPGA soft core processor. In IECON. 2261--2266.
[14]
Kuang-Hua Huang and J. A. Abraham. 1984. Algorithm-Based Fault Tolerance for Matrix Operations. IEEE Trans. Comput. C-33, 6 (June 1984), 518--528.
[15]
F. M. Lins and et al. 2016. Register File Criticality on Embedded Microprocessor Reliability. In Proceedings Radecs.
[16]
N. Oh, P. P. Shirvani, and E. J. McCluskey. 2002. Control-flow checking by software signatures. IEEE Transactions on Reliability 51, 1 (Mar 2002), 111--122.
[17]
H. M. Pham and et al. 2013. Low-overhead fault-tolerance technique for a dynamically reconfigurable softcore processor. IEEE Trans. Comput. 62, 6 (2013), 1179--1192.
[18]
H. Quinn. 2014. Challenges in Testing Complex Systems. IEEE Transactions on Nuclear Science 61, 2 (April 2014), 766--786.
[19]
F. Siegle and et al. 2015. Mitigation of Radiation Effects in SRAM-Based FPGAs for Space Applications. ACM Comput. Surv. 47, 2, Article 37 (Jan 2015), 34 pages.
[20]
L. A. Tambara and et al. 2016. Analyzing the Impact of Radiation-Induced Failures in Programmable SoCs. IEEE Trans. Nucl. Sci. 63, 4 (Aug 2016), 2217--2224.
[21]
A. Taylor. 2014. How to Use Interrupts on the Zynq SoC. Xcell Journal (2014), 38--43.
[22]
R. Velazco and et al. 2000. Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection. IEEE Trans. Nucl. Sci. 47, 6 (Dec 2000), 2405--2411.
[23]
M. Violante and et al. 2011. A Low-Cost Solution for Deploying Processor Cores in Harsh Environments. IEEE Trans. Ind. Electron. 58, 7 (Jul 2011), 2617--2626.

Cited By

View all
  • (2024)Heterogeneous Tightly-Coupled Dual Core Architecture Against Single Event EffectsApplications in Electronics Pervading Industry, Environment and Society10.1007/978-3-031-48121-5_2(15-21)Online publication date: 13-Jan-2024
  • (2023)Impact of Voltage Scaling on Soft Errors Susceptibility of Multicore Server CPUsProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3614304(957-971)Online publication date: 28-Oct-2023
  • (2023)Anatomy of On-Chip Memory Hardware Fault Effects Across the LayersIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2022.320580811:2(420-431)Online publication date: 1-Apr-2023
  • Show More Cited By
  1. Analyzing lockstep dual-core ARM cortex-A9 soft error mitigation in freeRTOS applications

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    SBCCI '17: Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands
    August 2017
    238 pages
    ISBN:9781450351065
    DOI:10.1145/3109984
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 28 August 2017

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. embedded processors reliability
    2. fault injection
    3. fault tolerance
    4. freeRTOS
    5. lockstep
    6. soft error

    Qualifiers

    • Research-article

    Conference

    SBCCI '17
    Sponsor:
    SBCCI '17: 30th Symposium on Integrated Circuits and Systems Design
    August 28 - September 1, 2017
    Ceará, Fortaleza, Brazil

    Acceptance Rates

    Overall Acceptance Rate 133 of 347 submissions, 38%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)28
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 09 Nov 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)Heterogeneous Tightly-Coupled Dual Core Architecture Against Single Event EffectsApplications in Electronics Pervading Industry, Environment and Society10.1007/978-3-031-48121-5_2(15-21)Online publication date: 13-Jan-2024
    • (2023)Impact of Voltage Scaling on Soft Errors Susceptibility of Multicore Server CPUsProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3614304(957-971)Online publication date: 28-Oct-2023
    • (2023)Anatomy of On-Chip Memory Hardware Fault Effects Across the LayersIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2022.320580811:2(420-431)Online publication date: 1-Apr-2023
    • (2023)Estimating the Failures and Silent Errors Rates of CPUs Across ISAs and Microarchitectures2023 IEEE International Test Conference (ITC)10.1109/ITC51656.2023.00056(377-382)Online publication date: 7-Oct-2023
    • (2023)Homogeneous Tightly-Coupled Dual Core Lock-Step with No Checkpointing RedundancyProceedings of SIE 202310.1007/978-3-031-48711-8_44(363-368)Online publication date: 29-Nov-2023
    • (2022)Soft Error Effects on Arm Microprocessors: Early Estimations versus Chip MeasurementsIEEE Transactions on Computers10.1109/TC.2021.312850171:10(2358-2369)Online publication date: 1-Oct-2022
    • (2022)Braum: Analyzing and Protecting Autonomous Machine Software Stack2022 IEEE 33rd International Symposium on Software Reliability Engineering (ISSRE)10.1109/ISSRE55969.2022.00019(85-96)Online publication date: Oct-2022
    • (2021)DuckCore: A Fault-Tolerant Processor Core Architecture Based on the RISC-V ISAElectronics10.3390/electronics1101012211:1(122)Online publication date: 30-Dec-2021
    • (2021)Demystifying the system vulnerability stackProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00075(902-915)Online publication date: 14-Jun-2021
    • (2020)Special Session: AutoSoC - A Suite of Open-Source Automotive SoC Benchmarks2020 IEEE 38th VLSI Test Symposium (VTS)10.1109/VTS48691.2020.9107599(1-9)Online publication date: Apr-2020
    • Show More Cited By

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media