Cited By
View all- Cai YYang ZNi LXie BLi X(2024)Enhancing ASIC Technology Mapping via Parallel Supergate Computing2024 2nd International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA62518.2024.10617589(289-294)Online publication date: 10-May-2024
- Liu TChen LLi XYuan MYoung E(2024)FineMap: A Fine-grained GPU-parallel LUT Mapping Engine2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473941(392-397)Online publication date: 22-Jan-2024
- Li LLi RHa Y(2023)A Recursion and Lock Free GPU-Based Logic Rewriting Framework Exploiting Both Intranode and Internode ParallelismIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.325174142:11(3972-3984)Online publication date: Nov-2023
- Show More Cited By