Cited By
View all- Zhang TZheng WXiao YXu G(2020)A Dynamic Instruction Cache Locking Approach for Minimizing Worst Case Execution Time of a Single TaskIEEE Access10.1109/ACCESS.2020.30381708(208003-208015)Online publication date: 2020
A Study of Cache Management Mechanisms for Real-Time Embedded Systems
Article No.: 40, Pages 1 - 5
Abstract
Due to the rapid development in the technology, embedded systems have an effective part in controlling and managing variety of hardware and software systems. These systems plan to solve problems that make embedded systems become more complex than before. The majority of embedded systems are currently intended to be more interactive with the environment and process data in real-time in order to fulfil requirements that recruited for. Thus, this requires a high speed of processing data to produce an output. Hence multicore processors are usually employed in embedded system design. To ensure that embedded systems as processing units work perfectly to finish a task with expecting the Worst-Case Execution Time (WCET). A considerable number of researches have been done to handle cache memory organization for multicore processor units in real-time embedded systems. To this end, this paper presents a study of cache management techniques in real-time embedded systems.
References
[1]
B. Lee and E.-Y. Chung, "Efficient Way-based Cache Partitioning for Low-Associativity Cache".
[2]
B. Michael and M. Anthony, Programming Embedded Systems: With C and GNU Development Tools, O'REILLY, 2009.
[3]
C. Li, Y. Yang, H. Dai, S. Yan, F. Mueller and H. Zhou, "Understanding the tradeoffs between software-managed vs. hardware-managed caches in GPUs," Performance Analysis of Systems and Software (ISPASS), 26 June 2014.
[4]
D. Dario, L. George and L. George, "A Cache Design Assessment Approach for Embedded Real-time Systems Based on Execution Time Measurement," 2016 VI Brazilian Symposium on Computing Systems Engineering, pp. 168--173, 1--4 Nov 2017.
[5]
G. Nan, Y. Xinping, L. Mingsong and Y. Wang, "FIFO cache analysis for WCET estimation: a quantitative approach," Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, pp. 296--301, 2013.
[6]
G.-R. Ann, V. S. Frank and D. Nikil, "Fast Configurable-Cache Tuning with a Unified Second-Level Cache," IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION (VLSI) SYSTEMS, vol. 17, no. 1, p. 80, 2009.
[7]
J. Qamar, K. Fazlullah, N. Muhammad, K. Haroon, R. Syed and U. Farman, "A Survey: Embedded Systems Supporting by Different Operating Systems," International Journal of Scientific Research in Science, Engineering and Technology (IJSRSET), vol. 2, no. 2, pp. pp. 664--673, 2016.
[8]
K. Hyoseung, K. Arvind and R. and Ragunathan, "A Coordinated Approach for Practical OS-Level Cache Management in Multicore Real-Time Systems," Real-Time Systems (ECRTS), 2013 25th Euromicro Conference on, pp. 80--89, 19 September 2013.
[9]
N. Guan, M. Stigge, W. Yi and a. G. Yu, "Cache-aware scheduling and analysis for multicores," p. 245--254, 2009.
[10]
Ofori-Attah, Emmanuel; Bhebhe, W.; Agyeman, Michael Opoku Agyeman, Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer. J. Low Power Electron. Appl. 2017, 7, 14.
[11]
P. PETER and S. ANTON, "Computing Maximum Task Execution Times A Graph-Based Approach," Real-Time Systems, vol. 13, no. 1, p. pp 67--91, 1997.
[12]
R. Mancuso, R. Dudko, M. C. E. Betti, M. Caccamo and a. R. Pellizzoni, "Real-time cache management framework for multi-core architectures," EEE RTAS, p. 45--54, 2013.
[13]
S. Muralidhara, M. Kandemi and a. P. Raghavan, "Intra-application cache partitioning," 25th IEEE IPDPS, pp. 1--12, 2010.
[14]
S. Srikantaiah, M. Kandemir and M. J. Irwin, "Adaptive Set Pinning: Managing Shared Caches in Chip Multiprocessors," In Proc. of the 13th ASPLOS. ACM, p. 135--144, 2008.
[15]
Washington Bhebhe and Michael Opoku Agyeman. A Survey of Emerging Architectural Techniques for Improving Cache Energy Consumption. Communications on Applied Electronics 6(3): 14--24, November 2016
[16]
Tomoaki Ukezono, "Filtering Insertions into A Small Instruction Cache in Embedded Processors", 2013 First International Symposium on Computing and Networkin, 2013, Matsuyama, Japan.
[17]
J. Liedtke, H. Haertig, and Michael Hohmuth. 1997. OS-controlled cache predictability for realtime systems. In Proc. of the 3rd IEEE RTAS. IEEE, 213--224.
[18]
D. Tam, R. Azimi, L. Soares, and M. Stumm. 2007. Managing shared L2 caches on multicore systems in software. In Proc. of the WIOSCA
[19]
N. Guan, X. Yang, M.Lv, and W. Yi. 2013. FIFO cache analysis for WCET estimation: A quantitative approach. In Proc. of DATE. 296--301.
[20]
Abu Asaduzzaman, Fadi N. Sibai, and Manira Rani. 2010. Improving cache locking performance of modern embedded systems via the addition of a miss table at the {L2} cache level. Journal of Systems Architecture 56, 4-6 (2010), 151--162.
[21]
A. Sarkar, F. Mueller, and H. Ramaprasad. 2011. Predictable task migration for locked caches in multi-core systems. In Proc. of the LCTES'11. ACM, 131--140.
[22]
M. Campoy, A. Perles Ivars, and J. V. Busquets Mataix. 2001. Static use of locking caches in multitask preemptive real-time systems. In Proc. of IEEE Real-Time Embedded Systems Workshop. London, UK.
[23]
I. Puaut and D. Decotigny. 2002. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In Proc. of the 23rd IEEE RTSS. 114--123.
[24]
H. Ding, Y. Liang and T. Mitra, 2012. WCET-Centric Partial Instruction Cache Locking. DAC '12 Proceedings of the 49th Annual Design Automation Conference. San Francisco, California, Pages 412--420
[25]
Ali Al-Mahmood, Michael Opoku Agyeman: On wearable devices for motivating patients with upper limb disability via gaming and home rehabilitation. FMEC 2018: 155--162
[26]
Ofori-Attah, Emmanuel; Bhebhe, W.; Agyeman, Michael Opoku Agyeman, Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer. J. Low Power Electron. Appl. 2017, 7, 14.
Index Terms
- A Study of Cache Management Mechanisms for Real-Time Embedded Systems
Recommendations
Hardware support for WCET analysis of hard real-time multicore systems
ISCA '09: Proceedings of the 36th annual international symposium on Computer architectureThe increasing demand for new functionalities in current and future hard real-time embedded systems like automotive, avionics and space industries is driving an increase in the performance required in embedded processors. Multicore processors represent ...
Hardware support for WCET analysis of hard real-time multicore systems
The increasing demand for new functionalities in current and future hard real-time embedded systems like automotive, avionics and space industries is driving an increase in the performance required in embedded processors. Multicore processors represent ...
Calculating Worst-Case Execution Times of Transactions in Databases for Event-Driven, Hard Real-Time Embedded Systems
IDEAS '00: Proceedings of the 2000 International Symposium on Database Engineering & ApplicationsIn embedded real-time systems the use of databases increases, particularly to ensure the quality of data and to simplify the development of software. Especially for safety-critical applications one must guarantee in advance by suitable verification-...
Comments
Information & Contributors
Information
Published In
September 2018
363 pages
ISBN:9781450366281
DOI:10.1145/3284557
Copyright © 2018 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 21 September 2018
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
ISCSIC '18
ISCSIC '18: The 2nd International Symposium on Computer Science and Intelligent Control
September 21 - 23, 2018
Stockholm, Sweden
Acceptance Rates
ISCSIC '18 Paper Acceptance Rate 73 of 152 submissions, 48%;
Overall Acceptance Rate 192 of 401 submissions, 48%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 97Total Downloads
- Downloads (Last 12 months)14
- Downloads (Last 6 weeks)3
Reflects downloads up to 17 Oct 2024
Other Metrics
Citations
Cited By
View all- Zhang TZheng WXiao YXu G(2020)A Dynamic Instruction Cache Locking Approach for Minimizing Worst Case Execution Time of a Single TaskIEEE Access10.1109/ACCESS.2020.30381708(208003-208015)Online publication date: 2020
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in