Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/337292.337305acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

To split or to conjoin: the question in image computation

Published: 01 June 2000 Publication History

Abstract

Image computation is the key step in fixpoint computations that are extensively used in model checking. Two techniques have been used for this step: one based on conjunction of the terms of the transition relation, and the other based on recursive case splitting. We discuss when one technique outperforms the other, and consequently formulate a hybrid approach to image computation. Experimental results show that the hybrid algorithm is much more robust than the “pure” algorithms and outperforms both of them in most cases. Our findings also shed light on the remark of several researchers that splitting is especially effective in approximate reachability analysis.

References

[1]
G. Boole. An Investigation of the Laws of Thought. Walton, London, 1854. (Reprinted by Dover Books, New York, 1954).]]
[2]
R.K. Brayton et al. VIS. In Formal Methods in Computer Aided Design, pages 248-256. Springer-Verlag, Berlin, November 1996. LNCS 1166.]]
[3]
R.E. Bryant. Graph-based algorithms tor boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, August 1986.]]
[4]
J. R. Burch, E. M. Clarke, and D. E. Long. Representing circuits more efficiently in symbolic model checking. In Proceedings of the Design Automation Conference, pages 403-407, San Francisco, CA, June 1991.]]
[5]
G. Cabodi, R Camurati, L. Lavagno, and S. Quer. Disjunctive partitionining and partial iterative squaring: An effective approach for symbolic traversal of large circuits. In Proceedings of the Design Automation Conference, pages 728-733, Anaheim, CA, June 1997.]]
[6]
G. Cabodi, P. Camurati, and S. Quer. Improved reachability analysis of large finite state machines. In P~vceedings of the International Conference on Computer-Aided Design, pages 354-360, Santa Clara, CA, November 1996.]]
[7]
H. Cho, G. D. Hachtel, S.-W. Jeong, B. Plessier, E. Schwarz, and F. Somenzi. ATPG aspects of FSM verification. In Proceedings of the IEEE International Conference on Computer Aided Design, pages 134-137, November 1990.]]
[8]
H. Cho, G. D. Hachtel, E. Macii, B. Plessier, and F. Somenzi. Algorithms for approximate FSM traversal based on state space decomposition. IEEE Transactions on Computer-Aided Design, 15(12): 1465-1478, December 1996.]]
[9]
H. Cho, G. D. Hachtel, E. Macii, M. Poncino, and F. Somenzi. Automatic state space decomposition for approximate FSM traversal based on circuit analysis. IEEE Transactions on Computer-Aided Design, 15(12):1451-1464, December 1996.]]
[10]
O. Coudert, C. Berthet, and J. C. Madre. Verification of sequential machines using boolean functional vectors. In L. Claesen, editor, P~vceedings IFIP International Workshop on Applied Formal Methods for Correct VLSI Design, pages 111-128, Leuven, Belgium, November 1989.]]
[11]
O. Coudert and J. C. Madre. A unified framework tor the tormal verification of sequential circuits. In Proceedings of the IEEE International Conference on Computer Aided Design, pages 126-129, November 1990.]]
[12]
D. Geist and I. Beer. Efficient model checking by automated ordering of transition relation partitions. In D. L. Dill, editor, Sixth Conference on Computer Aided Verification (CAV'94), pages 299-310, Berlin, 1994. Springer-Verlag. LNCS 818.]]
[13]
R. Hojati, S. C. Krishnan, and R. K. Brayton. Early quantification and partitioned transition relations. In P~vceedings of the International Conference on Computer Design, pages 12-19, Austin, TX, October 1996.]]
[14]
S.-W. Jeong, B. Plessier, G. D. Hachtel, and F. Somenzi. Variable ordering and selection for FSM traversal. In P~vceedings of the IEEE International Conference on Computer Aided Design, pages 476-479, Santa Clara, CA, November 1991.]]
[15]
R. R Kurshan. Computer-Aided Verification of Coordinating P~vcesses. Princeton University Press, Princeton, NJ, 1994.]]
[16]
K. L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, Boston, MA, 1994.]]
[17]
K.L. McMillan. A conjunctively decomposed boolean representation for symbolic model checking. In R. Alur and T. A. Henzinger, editors, 8th Conference on Computer Aided Verification (CAV' 96), pages 13-25. Springer-Verlag, Berlin, August 1996. LNCS 1102.]]
[18]
I.-H. Moon, J. Kukula, T. Shiple, and F. Somenzi. Least fixpoint approximations tor reachability analysis. In P~vceedings of the International Conference on Computer-Aided Design, pages 41-44, San Jose, CA, November 1999.]]
[19]
A. Narayan, A. J. Isles, J. Jain, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Reachability analysis using partitioned ROBDDs. In Proceedings of the International Conference on Computer-Aided Design, pages 388-393, November 1997.]]
[20]
R.K. Ranjan, A. Aziz, R. K. Brayton, B. F. Plessier, and C. Pixley. Efficient BDD algorithms for FSM synthesis and verification. Presented at IWLS95, Lake Tahoe, CA., May 1995.]]
[21]
K. Ravi and F. Somenzi. Hints to accelerate symbolic traversal. In Correct Hardware Design and Verification Methods (CHARME'99), pages 250-264, Berlin, September 1999. Springer-Verlag. LNCS 1703.]]
[22]
H. Touati, H. Savoj, B. Lin, R. K. Brayton, and A. Sangiovanni-Vincentelli. Implicit enumeration of finite state machines using BDD's. In P~vceedings of the IEEE International Conference on Computer Aided Design, pages 130-133, November 1990.]]

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '00: Proceedings of the 37th Annual Design Automation Conference
June 2000
819 pages
ISBN:1581131879
DOI:10.1145/337292
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2000

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

DAC00
Sponsor:
DAC00: ACM/IEEE-CAS/EDAC Design Automation Conference
June 5 - 9, 2000
California, Los Angeles, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)322
  • Downloads (Last 6 weeks)8
Reflects downloads up to 13 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2022)Solving dependency quantified Boolean formulas using quantifier localizationTheoretical Computer Science10.1016/j.tcs.2022.03.029Online publication date: Mar-2022
  • (2019)Localizing Quantifiers for DQBF2019 Formal Methods in Computer Aided Design (FMCAD)10.23919/FMCAD.2019.8894269(184-192)Online publication date: Oct-2019
  • (2017)Efficient symbolic search for cost-optimal planningArtificial Intelligence10.1016/j.artint.2016.10.001242:C(52-79)Online publication date: 1-Jan-2017
  • (2016)Equivalence CheckingElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-6(77-108)Online publication date: 14-Apr-2016
  • (2013)Improving approximate reachability by dynamic interleavings of projections-based algorithms2013 IEEE Conference on Computer Aided Control System Design (CACSD)10.1109/CACSD.2013.6663477(25-30)Online publication date: Aug-2013
  • (2010)Efficient Symmetry Reduction and the Use of State Symmetries for Symbolic Model CheckingElectronic Proceedings in Theoretical Computer Science10.4204/EPTCS.25.1725(173-187)Online publication date: 9-Jun-2010
  • (2010)Computing argumentation in polynomial number of BDD operationsProceedings of the 7th international conference on Argumentation in Multi-Agent Systems10.1007/978-3-642-21940-5_16(268-285)Online publication date: 10-May-2010
  • (2007)Approximate Symbolic Reachability of Networks of Transition SystemsNext Generation Design and Verification Methodologies for Distributed Embedded Control Systems10.1007/978-1-4020-6254-4_10(117-136)Online publication date: 2007
  • (2006)Decomposing image computation for symbolic reachability analysis using control flow informationProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233662(779-785)Online publication date: 5-Nov-2006
  • (2006)Improving Ariadne's Bundle by Following Multiple Threads in Abstraction RefinementIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2006.87389725:11(2297-2316)Online publication date: 1-Nov-2006
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media