Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article
Open access

Leveraging Value Equality Prediction for Value Speculation

Published: 30 December 2020 Publication History

Abstract

Value Prediction (VP) has recently been gaining interest in the research community, since prior work has established practical solutions for its implementation that provide meaningful performance gains. A constant challenge of contemporary context-based value predictors is to sufficiently capture value redundancy and exploit the predictable execution paths. To do so, modern context-based VP techniques tightly associate recurring values with instructions and contexts by building confidence upon them after a plethora of repetitions. However, when execution monotony exists in the form of intervals, the potential prediction coverage is limited, since prediction confidence is reset at the beginning of each new interval.
In this study, we address this challenge by introducing the notion of Equality Prediction (EP), which represents the binary facet of VP. Following a twofold decision scheme (similar to branch prediction), at fetch time, EP makes use of control-flow history to predict equality between the last committed result for this instruction and the result of the currently fetched occurrence. When equality is predicted with high confidence, the last committed value is used. Our simulation results show that this technique obtains the same level of performance as previously proposed state-of-the-art context-based value predictors. However, by virtue of exploiting equality patterns that are not captured by previous VP schemes, our design can improve the speedup of standard VP by 19% on average, when combined with contemporary prediction models.

References

[1]
S. Bandishte, J. Gaur, Z. Sperber, L. Rappoport, A. Yoaz, and S. Subramoney. 2020. Focused value prediction. In Proceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA'20). 79--91.
[2]
Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, et al. 2011. The gem5 simulator. ACM SIGARCH Computer Architecture News 39, 2 (2011), 1--7.
[3]
George Z. Chrysos and Joel S. Emer. 1998. Memory dependence prediction using store sets. In Proceedings of the 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235). 142--153.
[4]
Freddy Gabbay. 1996. Speculative Execution Based on Value Prediction. Technion-IIT, Department of Electrical Engineering.
[5]
Freddy Gabbay and Avi Mendelson. 1998. Using value prediction to increase the power of speculative execution hardware. ACM Trans. Comput. Syst. 16, 3 (Aug. 1998), 234--270.
[6]
Simcha Gochman, Ronny Ronen, Ittai Anati, Avraham Berkovits, Tsvika Kurts, Alon Naveh, Amer Saeed, Zeev Sperber, and Raymond D. Valentine. 2003. The Intel Pentium M processor: Microarchitecture and performance.
[7]
Bart Goeman, Hans Vandierendonck, and Koenraad De Bosschere. 2001. Differential FCM: Increasing value prediction accuracy by improving table usage efficiency. In Proceedings of the HPCA 7th International Symposium on High-Performance Computer Architecture. IEEE, 207--216.
[8]
Daniel A. Jiménez. 2016. Multiperspective perceptron predictor. In JWAC-5: Championship on Branch Prediction. Retrieved from https://www.jilp.org/cbp2016/.
[9]
Daniel A. Jiménez and Calvin Lin. 2001. Dynamic branch prediction with perceptrons. In Proceedings of the HPCA 7th Int. Symp. High-Performance Computer Architecture. 197--206.
[10]
Stephan Jourdan, Ronny Ronen, Michael Bekerman, Bishara Shomar, and Adi Yoaz. 1998. A novel renaming scheme to exploit value temporal locality through physical register reuse and unification. In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture. IEEE Computer Society Press, 216--225.
[11]
Kleovoulos Kalaitzidis and André Seznec. 2019. Value speculation through equality prediction. In Proceedings of the IEEE 37th Int. Conf. Computer Design (ICCD). 694--697.
[12]
Mikko H. Lipasti and John Paul Shen. 1996. Exceeding the dataflow limit via value prediction. In Proceedings of the 29th Annual IEEE/ACM Int. Symp. Microarchitecture. MICRO 29. 226--237.
[13]
Mikko H. Lipasti, Christopher B. Wilkerson, and John Paul Shen. 1996. Value locality and load value prediction. SIGPLAN Not. 31, 9 (Sept. 1996), 138--147.
[14]
Lois Orosa, Rodolfo Azevedo, and Onur Mutlu. 2018. AVPP: Address-first value-next predictor with value prefetching for improving the efficiency of load value prediction. ACM Trans. Archit. Code Optim. 15, 4, Article 49 (Dec. 2018), 30 pages.
[15]
Arthur Perais and André Seznec. 2014. EOLE: Paving the way for an effective implementation of value prediction. In Proceedings of the ACM/IEEE 41st Int. Symp. Computer Architecture (ISCA). 481--492.
[16]
Arthur Perais and André Seznec. 2014. Practical data value speculation for future high-end processors. In Proceedings of the IEEE 20th International Symposium on High Performance Computer Architecture (HPCA’14). IEEE, 428--439.
[17]
Arthur Perais and André Seznec. 2015. BeBoP: A cost effective predictor infrastructure for superscalar value prediction. In Proceedings of the IEEE 21st Int. Symp. High Performance Computer Architecture (HPCA). 13--25.
[18]
Arthur Perais and André Seznec. 2016. Cost effective physical register sharing. In Proceedings of the IEEE Int. Symp. High Performance Computer Architecture (HPCA). 694--706.
[19]
Arthur Perais and André Seznec. 2018. Cost effective speculation with the omnipredictor. In Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques (PACT’18). ACM, New York, NY, Article 25, 13 pages.
[20]
Erez Perelman, Greg Hamerly, Michael Van Biesbrouck, Timothy Sherwood, and Brad Calder. 2003. Using SimPoint for accurate and efficient simulation. SIGMETRICS Perform. Eval. Rev. 31, 1 (June 2003), 318--319.
[21]
Vlad Petric, Anne Bracy, and Amir Roth. 2002. Three extensions to register integration. In Proceedings of the (MICRO-35) 35th Annual IEEE/ACM Int Symp. Microarchitecture. 37--47.
[22]
Vlad Petric, Tingting Sha, and Amir Roth. 2005. RENO: A rename-based instruction optimizer. In Proceedings of the 32nd Int. Symp. Computer Architecture (ISCA’05). 98--109.
[23]
Nicholas Riley and Craig Zilles. 2006. Probabilistic counter updates for predictor hysteresis and stratification. In Proceedings of the 12th Int. Symp. High-Performance Computer Architecture. 110--120.
[24]
Amir Roth. 2008. Physical register reference counting. IEEE Computer Architecture Letters 7, 1 (Jan. 2008), 9--12.
[25]
Yiannakis Sazeides and James E. Smith. 1997. The predictability of data values. In Proceedings of the 30th Annual Int. Symp. Microarchitecture. 248--258.
[26]
André Seznec. 2016. TAGE-SC-L branch predictors again. In JWAC-5: Championship on Branch Prediction. Retrieved from https://www.jilp.org/cbp2016/.
[27]
André Seznec. 2018. Exploring value prediction with the EVES predictor. In First Championship Value Prediction, CVP-1 2018, Los Angeles, June 3, 2018. Retrieved from https://www.microarch.org/cvp1/cvp1online/contestants.html.
[28]
André Seznec and Kleovoulos Kalaitzidis. 2020. Exploring value prediction limits. In the All-Year Championship on Value Prediction, CVP, February (2020). Retrieved from https://www.microarch.org/cvp1/cvp1online/contestants.html.
[29]
André Seznec and Pierre Michaud. 2006. A case for (partially) TAgged GEometric history length branch prediction. Journal of Instruction Level Parallelism 8 (2006), 1--23.
[30]
Rami Sheikh, Harold W. Cain, and Raguram Damodaran. 2017. Load value prediction via path-based address prediction: Avoiding mispredictions due to conflicting stores. In Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-50’17). ACM, New York, NY, 423--435.
[31]
Rami Sheikh and Derek Hower. 2019. Efficient load value prediction using multiple predictors and filters. In Proceedings of the IEEE Int. Symp. High Performance Computer Architecture (HPCA). 454--465.
[32]
Standard Performance Evaluation Corporation. 2006. The SPEC CPU 2006 benchmark suite. Retrieved from http://www.spec.org.
[33]
Standard Performance Evaluation Corporation. 2017. The SPEC CPU 2017 benchmark suite. Retrieved from http://www.spec.org.
[34]
B. Thwaites, G. Pekhimenko, H. Esmaeilzadeh, A. Yazdanbakhsh, J. Park, G. Mururu, O. Mutlu, and T. Mowry. 2014. Rollback-free value prediction with approximate loads. In Proceedings of the 2014 23rd International Conference on Parallel Architecture and Compilation Techniques (PACT). 493--494.
[35]
Amir Yazdanbakhsh, Gennady Pekhimenko, Bradley Thwaites, Hadi Esmaeilzadeh, Onur Mutlu, and Todd C. Mowry. 2016. RFVP: Rollback-free value prediction with safe-to-approximate loads. ACM Trans. Archit. Code Optim. 12, 4, Article 62 (Jan. 2016), 26 pages.
[36]
Huiyang Zhou, Jill Flanagan, and Thomas M. Conte. 2003. Detecting global stride locality in value streams. SIGARCH Comput. Archit. News 31, 2 (May 2003), 324--335.

Cited By

View all
  • (2022)Stride Equality Prediction for Value SpeculationIEEE Computer Architecture Letters10.1109/LCA.2022.319541121:2(57-60)Online publication date: 1-Jul-2022
  • (2021)Leveraging Targeted Value Prediction to Unlock New Hardware Strength Reduction PotentialMICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3466752.3480050(792-803)Online publication date: 18-Oct-2021

Index Terms

  1. Leveraging Value Equality Prediction for Value Speculation

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Transactions on Architecture and Code Optimization
      ACM Transactions on Architecture and Code Optimization  Volume 18, Issue 1
      March 2021
      402 pages
      ISSN:1544-3566
      EISSN:1544-3973
      DOI:10.1145/3446348
      Issue’s Table of Contents
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 30 December 2020
      Accepted: 01 November 2020
      Revised: 01 November 2020
      Received: 01 March 2020
      Published in TACO Volume 18, Issue 1

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. Microarchitecture
      2. equality prediction
      3. general-purpose processor
      4. hardware speculation
      5. physical register sharing
      6. value prediction

      Qualifiers

      • Research-article
      • Research
      • Refereed

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)245
      • Downloads (Last 6 weeks)27
      Reflects downloads up to 15 Feb 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2022)Stride Equality Prediction for Value SpeculationIEEE Computer Architecture Letters10.1109/LCA.2022.319541121:2(57-60)Online publication date: 1-Jul-2022
      • (2021)Leveraging Targeted Value Prediction to Unlock New Hardware Strength Reduction PotentialMICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3466752.3480050(792-803)Online publication date: 18-Oct-2021

      View Options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      HTML Format

      View this article in HTML Format.

      HTML Format

      Login options

      Full Access

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media