Development of RISC-V Based Soft-core Processor with Scalable Vector Extension for Embedded System
Pages 13 - 18
Abstract
Recently, the opportunity to use FPGA in the field of embedded computer system has increased. However, the development cost using FPGA is quite high. We can reduce the cost by limiting the development of the dedicated circuit to the essenially required part of the system and by using soft-core processor together. If the performance of the soft-core processor improves, the development cost can be suppressed, since the amount of the dedicated circuit can be reduced. Furthermore, even in the field of embedded system, the opportunity for data parallel processing such as image processing is increasing. We consider that it is important merit of soft-core processor with SIMD extension that the computation performance can be optimized to the system by changing the number of parallel computing units according to the application. However, it is an obstacle that the software for soft-core processor needs to be changed every time we change the number of computing units. Thus, vector processing facility should provide the scalability that means the number of computing units can be changed without changing the program code. In this paper, we develop a RISC-V based soft-core processor with the scalable vector extension.
References
[1]
Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News 39, 2 (Aug. 2011), 1–7. https://doi.org/10.1145/2024716.2024718
[2]
Nigel Stephens et al.2017. The ARM Scalable Vector Extension. IEEE Micro 37, 2 (2017), 26–39.
[3]
Free Software Foundation. 2018. GCC 8 Release Series Changes, New Features, and Fixes.
[4]
J. Hennessy and D. Patterson. 2011. Computer Architecture 5th Edition – A Quantitative Approach. Morgan Kaufmann.
[5]
T. Kikuchi, Y. Kimura, K. Ootsu, and T. Yokota. 2020. Development of Soft-Core Processor with Efficient Array Data Transfer Mechanism. In 2020 Eighth International Symposium on Computing and Networking Workshops (CANDARW). IEEE, 411–415. https://doi.org/10.1109/CANDARW51189.2020.00084
[6]
Y. Kimura, T. Kikuchi, K. Ootsu, and T. Yokota. 2019. Proposal of Scalable Vector Extension for Embedded RISC-V Soft-Core Processor. In 2019 Seventh International Symposium on Computing and Networking Workshops (CANDARW). IEEE, 435–439. https://doi.org/10.1109/CANDARW.2019.00082
[7]
S. Maleki, Y. Gao, M. J. Garzarán, T. Wong, and D. A. Padua. 2011. An Evaluation of Vectorizing Compilers. In International Conference on Parallel Architectures and Compilation Techniques. IEEE, 372–382.
[8]
A. Waterman and K. Asanović. 2017. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version2.2.
Index Terms
- Development of RISC-V Based Soft-core Processor with Scalable Vector Extension for Embedded System
Index terms have been assigned to the content through auto-classification.
Recommendations
Resource-efficient RISC-V Vector Extension Architecture for FPGA-based Accelerators
HEART '23: Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable TechnologiesFor the increasing demands of embedded computation, hardware accelerators are widely used with processors. FPGA provides flexibility to design such accelerators because it is a programmable device. But developing a custom accelerator for each ...
A new technique of embedding multigrain parallel HPRC in OR1200 a soft-core processor
SEPADS'12/EDUCATION'12: Proceedings of the 11th WSEAS international conference on Software Engineering, Parallel and Distributed Systems, and proceedings of the 9th WSEAS international conference on Engineering EducationIn the embedded era, reconfigurable components comes in three forms of IP Intellectual Property cores i) Soft core ii) Firm core and iii) Hard Core. This paper presents a new technique of embedding multigrain parallel processing HPRC using FPGA in the ...
FPGA prototyping of a RISC processor core for embedded applications
Application-specific processors offer an attractive option in the design of embedded systems by providing high performance for a specific application domain. In this work, we describe the use of a reconfigurable processor core based on an RISC ...
Comments
Information & Contributors
Information
Published In
June 2021
147 pages
Copyright © 2021 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 22 October 2021
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
ACIT 2021
ACIT 2021: The 8th International Virtual Conference on Applied Computing & Information Technology
June 20 - 22, 2021
Kanazawa, Japan
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 166Total Downloads
- Downloads (Last 12 months)35
- Downloads (Last 6 weeks)3
Reflects downloads up to 26 Jan 2025
Other Metrics
Citations
Cited By
View allView Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format