research-article

A hardware/software co-design approach to prototype 6G mobile applications inside the GNU Radio SDR Ecosystem using FPGA hardware accelerators

Authors:

Christian Maximilian Karle,

Marius Kreutzer,

Johannes Pfau,

Jürgen BeckerAuthors Info & Claims

HEART '22: Proceedings of the 12th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies

Pages 33 - 41

https://doi.org/10.1145/3535044.3535049

Published: 09 June 2022 Publication History

Get Access

Abstract

The novel communication 6G requires raw data rates of up to 400 Gbit s− 1 in a single Field Programmable Gate Array (FPGA) front-end. For these high data rates, a Software Defined Radio (SDR) on a multi-core processor reaches a performance limit due to technical boundaries, clock speeds and overhead in multiprocessing. Hence, additional hardware accelerators based on Application Specific Integrated Circuits (ASICs) or FPGAs are required to process those large amounts of data. In this paper, our hardware/software co-design concept is presented, which allows for the integration of hardware accelerators realized in FPGAs, to improve overall system performance. We can access the accelerators from the widely used GNU Radio, which also allows non-FPGA user to benefit from the acceleration. For this purpose, a concept to share data between Processing System (PS) and Programmable Logic (PL) is developed and evaluated regarding its suitability for high bandwidth applications. Using a common application for evaluation, we are able to compare a hardware/software co-design with an entirely software-based implementation. Resulting in an overall performance increase by a factor of up to 4.5, while serving as a foundation for an easy-to-use method for hardware accelerators in GNU Radio.

References

[1]

Carlos J. Bernardos and Mikko A. Uusitalo. 2021. European Vision for the 6G Network Ecosystem. https://doi.org/10.5281/zenodo.5007671

Crossref

Google Scholar

[2]

Martin Braun, Jonathan Pendlum, and Matt Ettus. 2016. RFNoC: RF Network-on-Chip. Proceedings of the GNU Radio Conference 1, 1 (Sept. 2016).

Google Scholar

[3]

Xin Cai, Mingda Zhou, and Xinming Huang. 2017. Model-Based Design for Software Defined Radio on an FPGA. IEEE Access 5(2017), 8276–8283. https://doi.org/10.1109/ACCESS.2017.2692764

Crossref

Google Scholar

[4]

[4] Open6GHub Forschungsprojekt.accessed 2022-03-24. https://www.open6ghub.de/

Google Scholar

[5]

GNU Radio project. accessed 2022-03-25. GNU Radio. https://wiki.gnuradio.org/index.php/Main_Page.

Google Scholar

[6]

GNU Radio project. accessed 2022-03-25. Zynq - GNU Radio. https://wiki.gnuradio.org/index.php/Zynq.

Google Scholar

[7]

Augusto Hoppe, Jürgen Becker, and Fernanda Lima Kastensmidt. 2020. Fine Grained Control Flow Checking with Dedicated FPGA Monitors. In 2020 IEEE 33rd International System-on-Chip Conference (SOCC). 219–224. https://doi.org/10.1109/SOCC49529.2020.9524751

Crossref

Google Scholar

[8]

Jonathon Pendlum. 2013. GNU Radio FPGA Acceleration with Xilinx Zynq.

Google Scholar

[9]

Harveen Kaur, Gupta Rajat, Kulkarni Rohit, and Rege Vishwesh. accessed 2022-03-25. PYNQ Radio – Final Report. https://kastner.ucsd.edu/ryan/wp-content/uploads/sites/5/2014/03/admin/pynq_radio.pdf.

Google Scholar

[10]

Johannes Pfau, Maximilian Reuter, Tanja Harbaum, Klaus Hofmann, and Jurgen Becker. 2019. A Hardware Perspective on the ChaCha Ciphers: Scalable Chacha8/12/20 Implementations Ranging from 476 Slices to Bitrates of 175 Gbit/s. In 2019 32nd IEEE International System-on-Chip Conference (SOCC). IEEE, Singapore, 294–299. https://doi.org/10.1109/SOCC46988.2019.1570548289

Crossref

Google Scholar

[11]

Abolfazl Soltani and Saeed Sharifian. 2015. An Ultra-High Throughput and Fully Pipelined Implementation of AES Algorithm on FPGA. Microprocessors & Microsystems 39, 7 (Oct. 2015), 480–493. https://doi.org/10.1016/j.micpro.2015.07.005

Digital Library

Google Scholar

[12]

Richard H L Stroop. 2012. Enhancing GNU Radio for Run-Time Assembly of FPGA-Based Accelerators. Master’s thesis. Virginia Polytechnic Institute and State University, Blacksburg, Virginia.

Google Scholar

[13]

[13] GNU Radio Website.accessed 2022-03-24. http://www.gnuradio.org

Google Scholar

[14]

Xilinx Inc.accessed 2022-03-25. Python Productivity for Zynq (Pynq) Documentation. (accessed 2022-03-25), 320.

Google Scholar

Cited By

View all

Neu MBecker JDorwarth PFerber TReuter LStefkova SUnger K(2024)Real-Time Graph Building on FPGAs for Machine Learning Trigger Applications in Particle PhysicsComputing and Software for Big Science10.1007/s41781-024-00117-08:1Online publication date: 21-Mar-2024
https://doi.org/10.1007/s41781-024-00117-0
Polese MDohler MDressler FErol-Kantarci MJana RKnopp RMelodia T(2023)Empowering the 6G Cellular Architecture With Open RANIEEE Journal on Selected Areas in Communications10.1109/JSAC.2023.333461042:2(245-262)Online publication date: 28-Nov-2023
https://dl.acm.org/doi/10.1109/JSAC.2023.3334610
Neu MKarle CNuss BGroeschel PBecker J(2023)A Scalable and Cost-Efficient Antenna Testbed Using FPGA-Server Compound Structures for Prototyping 6G Applications2023 19th International Conference on Distributed Computing in Smart Systems and the Internet of Things (DCOSS-IoT)10.1109/DCOSS-IoT58021.2023.00039(171-178)Online publication date: Jun-2023
https://doi.org/10.1109/DCOSS-IoT58021.2023.00039
Show More Cited By

Recommendations

Design and evaluation of a hardware/software FPGA-based system for fast image processing

We evaluate the performance of a hardware/software architecture designed to perform a wide range of fast image processing tasks. The system architecture is based on hardware featuring a Field Programmable Gate Array (FPGA) co-processor and a host ...
Hardware-software co-design of AES on FPGA
ICACCI '12: Proceedings of the International Conference on Advances in Computing, Communications and Informatics

This paper presents a compact hardware-software co-design of Advanced Encryption Standard (AES) on the field programmable gate arrays (FPGA) designed for low-cost embedded systems. The design uses MicroBlaze, a soft-core processor from Xilinx. The ...
Hardware/Software Co-Design for Data-Driven Xputer-based Accelerators
VLSID '97: Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications

The paper presents the parallelizing programming environment CoDe-X introducing hardware/software co-design strategies on two levels of partitioning for data-driven Xputer-based accelerators. CoDe-X performs both, in the first level a profiling-driven ...

Comments

Information & Contributors

Information

Published In

HEART '22: Proceedings of the 12th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies

June 2022

114 pages

ISBN:9781450396608

DOI:10.1145/3535044

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 June 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

Federal Ministry of Education and Research of Germany

Conference

HEART2022

HEART2022: International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies

June 9 - 10, 2022

Tsukuba, Japan

Acceptance Rates

HEART '22 Paper Acceptance Rate 10 of 21 submissions, 48%;

Overall Acceptance Rate 22 of 50 submissions, 44%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
208
Total Downloads

Downloads (Last 12 months)68
Downloads (Last 6 weeks)5

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Neu MBecker JDorwarth PFerber TReuter LStefkova SUnger K(2024)Real-Time Graph Building on FPGAs for Machine Learning Trigger Applications in Particle PhysicsComputing and Software for Big Science10.1007/s41781-024-00117-08:1Online publication date: 21-Mar-2024
https://doi.org/10.1007/s41781-024-00117-0
Polese MDohler MDressler FErol-Kantarci MJana RKnopp RMelodia T(2023)Empowering the 6G Cellular Architecture With Open RANIEEE Journal on Selected Areas in Communications10.1109/JSAC.2023.333461042:2(245-262)Online publication date: 28-Nov-2023
https://dl.acm.org/doi/10.1109/JSAC.2023.3334610
Neu MKarle CNuss BGroeschel PBecker J(2023)A Scalable and Cost-Efficient Antenna Testbed Using FPGA-Server Compound Structures for Prototyping 6G Applications2023 19th International Conference on Distributed Computing in Smart Systems and the Internet of Things (DCOSS-IoT)10.1109/DCOSS-IoT58021.2023.00039(171-178)Online publication date: Jun-2023
https://doi.org/10.1109/DCOSS-IoT58021.2023.00039
Havinga TJiao XAslam MLiu WMoerman I(2023)Improved TDD operation on Software-Defined Radio platforms towards future wireless standardsComputer Communications10.1016/j.comcom.2023.06.026209:C(178-187)Online publication date: 1-Sep-2023
https://dl.acm.org/doi/10.1016/j.comcom.2023.06.026

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format.

HTML Format

Abstract

References

Cited By

Recommendations

Design and evaluation of a hardware/software FPGA-based system for fast image processing

Hardware-software co-design of AES on FPGA

Hardware/Software Co-Design for Data-Driven Xputer-based Accelerators

Comments

Information

Published In

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Funding Sources

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

HTML Format

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations