Article

TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors

Authors:

Magnus Ekman,

Per Stenström,

Fredrik DahlgrenAuthors Info & Claims

ISLPED '02: Proceedings of the 2002 international symposium on Low power electronics and design

Pages 243 - 246

https://doi.org/10.1145/566408.566471

Published: 12 August 2002 Publication History

Get Access

Abstract

In our quest to bring down the power consumption in low-power chip-multiprocessors, we have found that TLB and snoop accesses account for about 40% of the energy wasted by all L1 data-cache accesses. We have investigated the prospects of using virtual caches to bring down the number of TLB accesses. A key observation is that while the energy wasted in the TLBs are cut, the energy associated with snoop accesses becomes higher. We then contribute with two techniques to reduce the number of snoop accesses and their energy cost. Virtual caches together with the proposed techniques are shown to reduce the energy wasted in the L1 caches and the TLBs by about 30%.

References

[1]

A. Bilas, J. Fritts and J. P. Singh. Real-Time Parallel MPEG-2 Decoding in Software. Proc. of the 11th Int. Par¿allel Processing Symposium, pages 197--203, April 1997.

Digital Library

Google Scholar

[2]

D. Brooks, V. Tiwari and Margaret Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. Proc. of the 27th Int. Symp. on Computer Architecture, pages 83--94, 2000.

Digital Library

Google Scholar

[3]

M. Cekleov and Michel Dubois. Virtual-Address Caches, Part 2: Multiprocessor Issues. IEEE Micro, pages 69--74, Nov/Dec 1997.

Digital Library

Google Scholar

[4]

K. Diefendorff. TSMC Sets Sights on #1. Microprocessor Report, June 5, 2000.

Google Scholar

[5]

M. Ekman, F. Dahlgren and P. Stenström. Evaluation of Snoop Energy-Reduction techniques for Chip-Multiproces'sors. Workshop on Duplicating, Deconstructing and Debunking, in conjunction with ISCA, May 2002.

Digital Library

Google Scholar

[6]

J. Goodman. Coherency for Multiprocessor Virtual Address Caches, Proc. of Architectural Support for Pro¿gramming Languages and Operating Systems (ASPLOS-II), pages 72--81, 1987.

Crossref

Google Scholar

[7]

L. Hammond et al., The Stanford Hydra CMP. IEEE MICRO Magazine, pages 71--84, March-April 2000.

Digital Library

Google Scholar

[8]

C. Lee, M. Potkonjak and W. H. Mangione-Smith. Media¿Bench: A tool for evaluating and synthesizing multimedia and communications systems. Proc. of the Int. Symp. on Microarchitecture, pages 330--335, 1997.

Digital Library

Google Scholar

[9]

P. S. Magnusson et al., SimICS/sun4m: A virtual worksta¿tion. Proc. of the USENIX 1998 Annual Technical Confer¿ence. USENIX Association, pages 119--130, June 1998.

Digital Library

Google Scholar

[10]

A. Moshovos et al., JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers. Proc. of the 7th Int. Symp. on High-Performance Computer Architecture, pages 85--96, January 2001.

Digital Library

Google Scholar

[11]

C. Saldanha and M. Lipasti. Power Efficient Cache Coher¿ence. Workshop on Memory Performance Issues, in con¿junction with ISCA, June 2001

Google Scholar

[12]

S. C. Woo et al., The SPLASH-2 programs: Characteriza¿tion and methodological considerations. Proc. of the 22th Int. Symp. on Computer Architecture, pp. 24--36, 1995.

Digital Library

Google Scholar

Cited By

View all

Upadhyay BRos AM. S(2023)Fine-grain data classification to filter token coherence trafficJournal of Parallel and Distributed Computing10.1016/j.jpdc.2022.09.004171:C(40-53)Online publication date: 1-Jan-2023
https://dl.acm.org/doi/10.1016/j.jpdc.2022.09.004
Suchy BGhosh SKersnar DChai SHuang ZNelson ACuevas MBernat AChaudhary GHardavellas NCampanoni SDinda PFalsafi BFerdman MLu SWenisch T(2022)CARAT CAKE: replacing paging via compiler/kernel cooperationProceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3503222.3507771(98-114)Online publication date: 28-Feb-2022
https://dl.acm.org/doi/10.1145/3503222.3507771
Suchy BCampanoni SHardavellas NDinda PDonaldson ATorlak E(2020)CARAT: a case for virtual memory through compiler- and runtime-based address translationProceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation10.1145/3385412.3385987(329-345)Online publication date: 11-Jun-2020
https://dl.acm.org/doi/10.1145/3385412.3385987
Show More Cited By

Index Terms

TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors
1. Applied computing
  1. Computers in other domains
    1. Personal computers and PC applications
      1. Microcomputers

Recommendations

TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs

Translation Lookaside Buffers (TLBs) are critical to overall system performance. Much past research has addressed uniprocessor TLBs, lowering access times and miss rates. However, as Chip MultiProcessors (CMPs) become ubiquitous, TLB design and ...
Inter-core cooperative TLB for chip multiprocessors
ASPLOS '10

Translation Lookaside Buffers (TLBs) are commonly employed in modern processor designs and have considerable impact on overall system performance. A number of past works have studied TLB designs to lower access times and miss rates, specifically for ...
A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches
ISLPED '07: Proceedings of the 2007 international symposium on Low power electronics and design

Chip multiprocessors (CMPs) emerge as a dominant architectural alternative in high-end embedded systems. Since off-chip accesses require a long latency and consume a large amount of power, CMPs are typically based on multiple levels of on-chip cache ...

Comments

Information & Contributors

Information

Published In

ISLPED '02: Proceedings of the 2002 international symposium on Low power electronics and design

August 2002

342 pages

ISBN:1581134754

DOI:10.1145/566408

General Chairs:
Vivek De
Intel Corporation
,
Mary Jane Irwin
Penn State University
,
Program Chairs:
Ingrid Verbauwhede
University of California, Los Angeles
,
Christian Piguet
CSEM

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 12 August 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ISLPED02

Sponsor:

ISLPED02: International Symposium on Power Design and Electronics

August 12 - 14, 2002

California, Monterey, USA

Acceptance Rates

ISLPED '02 Paper Acceptance Rate 40 of 162 submissions, 25%;

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

60
Total Citations
View Citations
24
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Upadhyay BRos AM. S(2023)Fine-grain data classification to filter token coherence trafficJournal of Parallel and Distributed Computing10.1016/j.jpdc.2022.09.004171:C(40-53)Online publication date: 1-Jan-2023
https://dl.acm.org/doi/10.1016/j.jpdc.2022.09.004
Suchy BGhosh SKersnar DChai SHuang ZNelson ACuevas MBernat AChaudhary GHardavellas NCampanoni SDinda PFalsafi BFerdman MLu SWenisch T(2022)CARAT CAKE: replacing paging via compiler/kernel cooperationProceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3503222.3507771(98-114)Online publication date: 28-Feb-2022
https://dl.acm.org/doi/10.1145/3503222.3507771
Suchy BCampanoni SHardavellas NDinda PDonaldson ATorlak E(2020)CARAT: a case for virtual memory through compiler- and runtime-based address translationProceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation10.1145/3385412.3385987(329-345)Online publication date: 11-Jun-2020
https://dl.acm.org/doi/10.1145/3385412.3385987
Chen CHsia AZhan YLiu T(2018)Energy-efficient hybrid coherence protocol for multicore processorsCluster Computing10.5555/3287988.328800321:3(1521-1541)Online publication date: 1-Sep-2018
https://dl.acm.org/doi/10.5555/3287988.3288003
Naderan-Tahan MSarbazi-Azad H(2018)Domino CacheACM Transactions on Design Automation of Electronic Systems10.1145/317484823:3(1-23)Online publication date: 1-Feb-2018
https://dl.acm.org/doi/10.1145/3174848
Basu AHill MSwift MLu STorrellas J(2012)Reducing memory reference energy with opportunistic virtual cachingProceedings of the 39th Annual International Symposium on Computer Architecture10.5555/2337159.2337194(297-308)Online publication date: 9-Jun-2012
https://dl.acm.org/doi/10.5555/2337159.2337194
Basu AHill MSwift M(2012)Reducing memory reference energy with opportunistic virtual cachingACM SIGARCH Computer Architecture News10.1145/2366231.233719440:3(297-308)Online publication date: 9-Jun-2012
https://dl.acm.org/doi/10.1145/2366231.2337194
Ranganathan ABayrak AKluter TBrisk PCharbon EIenne P(2012)Counting stream registers: An efficient and effective snoop filter architecture2012 International Conference on Embedded Computer Systems (SAMOS)10.1109/SAMOS.2012.6404165(120-127)Online publication date: Jul-2012
https://doi.org/10.1109/SAMOS.2012.6404165
Demetriades SCho S(2012)Predicting Coherence Communication by Tracking Synchronization Points at Run TimeProceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2012.40(351-362)Online publication date: 1-Dec-2012
https://dl.acm.org/doi/10.1109/MICRO.2012.40
Basu AHill MSwift M(2012)Reducing memory reference energy with opportunistic virtual caching2012 39th Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA.2012.6237026(297-308)Online publication date: Jun-2012
https://doi.org/10.1109/ISCA.2012.6237026
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs

Inter-core cooperative TLB for chip multiprocessors

A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches