Article

Hardware scheduling support in SMP architectures

Authors:

André C. Nácul,

Francesco Regazzoni,

Marcello LajoloAuthors Info & Claims

DATE '07: Proceedings of the conference on Design, automation and test in Europe

Pages 642 - 647

Published: 16 April 2007 Publication History

Get Access

Abstract

In this paper we propose a hardware real time operating system (HW-RTOS) that implements the OS layer in a dual-processor SMP architecture. Intertask communication is specified by means of dedicated APIs and the HW-RTOS takes care of the communication requirements of the application and also implements the task scheduling algorithm. The HW-RTOS allows to have smaller footprints, since it avoids the need to link to the final executables traditional software RTOS libraries. Moreover, the HW-RTOS is able to exploit the easy task migration feature provided by an SMP architecture much more efficiently than a traditional software RTOS, due to its faster execution and we show how this significantly overcomes the performance achievable with optimal static task partitioning among two processors. Preliminary results show that the hardware overhead in a dual processor architecture is less than 20K gates.

References

[1]

S. Chandra, F. Regazzoni, and M. Lajolo. Hardware/software partitioning of operating systems: a behavioral synthesis approach. In Proc. of ACM GLSVLSI, pages 324--329, 2006.

Digital Library

Google Scholar

[2]

T. Kogel and H. Meyr. Heterogeneous mp-soc -- the solution to energy-efficient signal processing. In Proc. of DAC, 2004.

Digital Library

Google Scholar

[3]

B.-C. C. Lai and I. Verbauwhede. A light-weight cooperative multi-threading with hardware supported thread-management on an embedded multi-processor system. In Proc. of Asilomar Conference on Signals, Systems, and Computers, 2005.

Google Scholar

[4]

L. Lindh and F. Stanischewski. Fastchart-idea and implementation. In ICCD, pages 401--404, 1991.

Digital Library

Google Scholar

[5]

P. Magarshack and P. Paulin. System-on-chip beyond the nanometer wall. In Proc. of DAC, 2003.

Digital Library

Google Scholar

[6]

V. J. Mooney III and D. Blough. A hardware-software realtime operating system framework for socs. IEEE Design & Test of Computers, 19(6):44--51, 2002.

Digital Library

Google Scholar

[7]

A. C. Nacul, M. Lajolo, and T. Givargis. Interface-centric abstraction level for rapid hardware/software integration. In Forum on Specification and Design Languages, 2005.

Google Scholar

[8]

T. Nakano, A. Utama, M. Itabashi, A. Shiomi, and M. Imai. Hardware implementation of a real-time operating system. In Proc. of the 12th TRON Project International Symposium, pages 34--42, 1995.

Digital Library

Google Scholar

[9]

P. Paulin and C. Pilkington. Application of a multi-processor soc platform to high-speed packet forwarding. In Proc. of DATE, 2004.

Digital Library

Google Scholar

[10]

R. Sasanka, S. Adve, Y.-K. Chen, and E. Debes. The energy efficiency of cmp vs smt for multimedia workloads. In Proc. of ACM International Conference on Supercomputing, 2004.

Digital Library

Google Scholar

[11]

P. Schaumont, B.-C. C. Lai, W. Qin, and I. Verbauwhede. Cooperative multithreading on embedded multiprocessor architectures enables energy-scalable design. In Proc. of DAC, 2005.

Digital Library

Google Scholar

[12]

Sierra:. http://www.realfast.se/RFIPP/products/sierra/sierra.shtml.

Google Scholar

[13]

M. Walder, Herbert Platzner. Reconfigurable hardware operating systems: From design concepts to realizations. In Proc. of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 284--287, 2003.

Google Scholar

[14]

W. Wolf. The future of multiprocessor systems-on-chips. In Proc. of DAC, 2004.

Digital Library

Google Scholar

Cited By

View all

Kroh ADiessel O(2019)Efficient Fine-grained Processor-logic Interactions on the Cache-coherent Zynq PlatformACM Transactions on Reconfigurable Technology and Systems10.1145/327750611:4(1-22)Online publication date: 9-Jan-2019
https://dl.acm.org/doi/10.1145/3277506
Fiorin LFerrante APadarnitsas KCarucci S(2010)Hardware-assisted security enhanced Linux in embedded systemsProceedings of the 5th Workshop on Embedded Systems Security10.1145/1873548.1873551(1-7)Online publication date: 24-Oct-2010
https://dl.acm.org/doi/10.1145/1873548.1873551
White R(2010)Using hardware support for scheduling with adaProceedings of the 15th Ada-Europe international conference on Reliable Software Technologies10.1007/978-3-642-13550-7_9(125-138)Online publication date: 14-Jun-2010
https://dl.acm.org/doi/10.1007/978-3-642-13550-7_9

Hardware scheduling support in SMP architectures

Recommendations

Language support for multi-paradigm and multi-grain parallelism on SMP-Cluster

The characteristics of large-scale parallel applications are multi-paradigm and multi-grain parallel in essence. The key factor in improving the performance of parallel application systems is to determine suitable parallel paradigms and grains according ...
Hybrid bulk synchronous parallelism library for clustered smp architectures
HLPP '10: Proceedings of the fourth international workshop on High-level parallel programming and applications

This paper presents the design and implementation of BSP++, a C++ parallel programming library based on the Bulk Synchronous Parallelism model to perform high performance computing on both SMP and SPMD architectures using OpenMPI and MPI. We show how C++...
MPI and OpenMP paradigms on cluster of SMP architectures: the vacancy tracking algorithm for multi-dimensional array transposition
SC '02: Proceedings of the 2002 ACM/IEEE conference on Supercomputing

We investigate remapping multi-dimensional arrays on cluster of SMP architectures under OpenMP, MPI, and hybrid paradigms. Traditional method of array transpose needs an auxiliary array of the same size and a copy back stage. We recently developed an in-...

Comments

Information & Contributors

Information

Published In

DATE '07: Proceedings of the conference on Design, automation and test in Europe

April 2007

1741 pages

ISBN:9783981080124

General Chair:
Rudy Lauwereins
IMEC and KULeuven, Belgium
,
Program Chair:
Jan Madsen
DTU, Denmark

Publisher

EDA Consortium

San Jose, CA, United States

Publication History

Published: 16 April 2007

Check for updates

Qualifiers

Article

Conference

DATE07

Sponsor:

EDAA
SIGDA
The Russian Academy of Sciences

DATE07: Design, Automation and Test in Europe

April 16 - 20, 2007

Nice, France

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
433
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kroh ADiessel O(2019)Efficient Fine-grained Processor-logic Interactions on the Cache-coherent Zynq PlatformACM Transactions on Reconfigurable Technology and Systems10.1145/327750611:4(1-22)Online publication date: 9-Jan-2019
https://dl.acm.org/doi/10.1145/3277506
Fiorin LFerrante APadarnitsas KCarucci S(2010)Hardware-assisted security enhanced Linux in embedded systemsProceedings of the 5th Workshop on Embedded Systems Security10.1145/1873548.1873551(1-7)Online publication date: 24-Oct-2010
https://dl.acm.org/doi/10.1145/1873548.1873551
White R(2010)Using hardware support for scheduling with adaProceedings of the 15th Ada-Europe international conference on Reliable Software Technologies10.1007/978-3-642-13550-7_9(125-138)Online publication date: 14-Jun-2010
https://dl.acm.org/doi/10.1007/978-3-642-13550-7_9

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Language support for multi-paradigm and multi-grain parallelism on SMP-Cluster

Hybrid bulk synchronous parallelism library for clustered smp architectures

MPI and OpenMP paradigms on cluster of SMP architectures: the vacancy tracking algorithm for multi-dimensional array transposition

Comments

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Recommendations

Language support for multi-paradigm and multi-grain parallelism on SMP-Cluster

Hybrid bulk synchronous parallelism library for clustered smp architectures

MPI and OpenMP paradigms on cluster of SMP architectures: the vacancy tracking algorithm for multi-dimensional array transposition

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations