research-article

Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures

Authors:

Jun Zhu,

Ingo Sander,

Axel JantschAuthors Info & Claims

DATE '09: Proceedings of the Conference on Design, Automation and Test in Europe

Pages 1506 - 1511

Published: 20 April 2009 Publication History

Get Access

Abstract

We address the problem of real-time streaming applications scheduling on hybrid CPU/FPGA architectures. The main contribution is a two-step approach to minimize the buffer requirement for streaming applications with throughput guarantees. A novel declarative way of constraint based scheduling for real-time hybrid SW/HW systems is proposed, while the application throughput is guaranteed by periodic phases in execution. We use a voice-band modem application to exemplify the scheduling capabilities of our method. The experimental results show the advantages of our techniques in both less buffer requirement and higher throughput guarantees compared to the traditional PAPS method.

References

[1]

D. Andrews, D. Niehaus, R. Jidin, M. Finley, W. Peck, M. Frisbie, J. Ortiz, E. Komp, and P. Ashenden, "Programming models for hybrid FPGA-CPU computational components: A missing link," IEEE Micro, vol. 24, no. 4, pp. 42--53, 2004.

Digital Library

Google Scholar

[2]

E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Transactions on Computers, vol. C-36, no. 1, pp. 24--35, January 1987.

Digital Library

Google Scholar

[3]

E. A. Lee and D. G. Messerschmitt, "Synchronous data flow," Proceedings of the IEEE, vol. 75, no. 9, pp. 1235--1245, September 1987.

Crossref

Google Scholar

[4]

P. K. M. Shuvra S. Bhattacharyya and E. A. Lee, Software Synthesis from Dataflow Graphs. Norwell, MA, USA: Kluwer Academic Press, 1996.

Digital Library

Google Scholar

[5]

R. Govindarajan, G. R. Gao, and P. Desai, "Minimizing buffer requirements under rate-optimal schedule in regular dataflow networks," Journal of VLSI Signal Processing, vol. 31, no. 3, pp. 207--229, July 2002.

Digital Library

Google Scholar

[6]

S. Stuijk, M. Geilen, and T. Basten, "Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs," in DAC '06, CA, USA, July 2006, pp. 899--904.

Digital Library

Google Scholar

[7]

J. Zhu, I. Sander, and A. Jantsch, "Performance analysis of reconfiguration in adaptive real-time streaming applications," in Proceedings of IEEE workshop on ESTIMedia, Atlanta, USA, October 2008.

Google Scholar

[8]

J. Madsen, K. Virk, and M. J. Gonzalez, "A SystemC-based abstract real-time operating system model for multiprocessor system-on-chip," in Multiprocessor System-on-Chip. Morgan Kaufmann, 2004.

Google Scholar

[9]

"Generic Constraint Development Environment (Gecode)," http://www.gecode.org/.

Google Scholar

[10]

R. L. Cruz, "Quality of service guarantees in virtual circuit switched networks," IEEE Journal on Selected Areas in Communications, vol. 13, no. 6, pp. 1048--1056, 1995.

Digital Library

Google Scholar

[11]

S. Chakraborty, S. Kunzli, and L. Thiele, "A general framework for analysing system properties in platform-based embedded system designs," in DATE '03. Washington, DC, USA: IEEE Computer Society, 2003, pp. 190--195.

Digital Library

Google Scholar

Cited By

View all

Rosvall KKhalilzad NUngureanu GSander I(2017)Throughput Propagation in Constraint-Based Design Space Exploration for Mixed-Criticality SystemsProceedings of the 9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools10.1145/3023973.3023977(1-8)Online publication date: 23-Jan-2017
https://dl.acm.org/doi/10.1145/3023973.3023977
Zhang DLi SLiu YHu XHe XZhang YZhang PYang H(2016)A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing for Streaming ApplicationsACM Transactions on Design Automation of Electronic Systems10.1145/279713521:2(1-32)Online publication date: 28-Jan-2016
https://dl.acm.org/doi/10.1145/2797135
Rosvall KSander IFettweis GNebel W(2014)A constraint-based design space exploration framework for real-time applications on MPSoCsProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2617072(1-6)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2617072
Show More Cited By

Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures
1. Theory of computation
  1. Design and analysis of algorithms
    1. Approximation algorithms analysis
  2. Theory and algorithms for application domains
    1. Machine learning theory
      1. Reinforcement learning

Recommendations

Managing latency in embedded streaming applications under hard-real-time scheduling
CODES+ISSS '12: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

In this paper, we consider the problem of hard-real-time scheduling of embedded streaming applications, modeled using dataflow graphs, while minimizing the application latency. Recently, it has been shown that the actors in an acyclic Cyclo-Static ...
Efficient scheduling of soft real-time applications on multiprocessors
Real-Time Systems (Euromicro RTS-03)

In soft real-time applications, tasks are allowed to miss their deadlines. Thus, less-costly scheduling algorithms can be used at the price of occasional violations of timing constraints. This may be acceptable if reasonable tardiness bounds (i.e., ...
Buffer minimization in earliest-deadline first scheduling of dataflow graphs
LCTES '13

Symbolic schedulability analysis of dataflow graphs is the process of synthesizing the timing parameters (i.e. periods, phases, and deadlines) of actors so that the task system is schedulable and achieves a high throughput when using a specific ...

Comments

Information & Contributors

Information

Published In

DATE '09: Proceedings of the Conference on Design, Automation and Test in Europe

April 2009

1776 pages

ISBN:9783981080155

General Chairs:
Luca Benini
University of Bologna, IT
,
Giovanni De Micheli
EPFL, CH
,
Program Chairs:
Bashir Al-Hashimi
University of Southampton, UK
,
Wolfgang Mueller
University of Paderborn, DE

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 20 April 2009

Check for updates

Qualifiers

Research-article

Conference

DATE '09

Sponsor:

EDAA
EDAC
SIGDA
The Russian Academy of Sciences

DATE '09: Design, Automation and Test in Europe

April 20 - 24, 2009

Nice, France

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
133
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Rosvall KKhalilzad NUngureanu GSander I(2017)Throughput Propagation in Constraint-Based Design Space Exploration for Mixed-Criticality SystemsProceedings of the 9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools10.1145/3023973.3023977(1-8)Online publication date: 23-Jan-2017
https://dl.acm.org/doi/10.1145/3023973.3023977
Zhang DLi SLiu YHu XHe XZhang YZhang PYang H(2016)A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing for Streaming ApplicationsACM Transactions on Design Automation of Electronic Systems10.1145/279713521:2(1-32)Online publication date: 28-Jan-2016
https://dl.acm.org/doi/10.1145/2797135
Rosvall KSander IFettweis GNebel W(2014)A constraint-based design space exploration framework for real-time applications on MPSoCsProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2617072(1-6)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2617072
Lee DWolf MBhattacharyya S(2013)High-performance and low-energy buffer mapping method for multiprocessor DSP systemsACM Transactions on Embedded Computing Systems10.1145/2442116.244213212:3(1-23)Online publication date: 8-Apr-2013
https://dl.acm.org/doi/10.1145/2442116.2442132
Tendulkar PPoplavko PMaler O(2013)Symmetry breaking for multi-criteria mapping and scheduling on multicoresProceedings of the 11th international conference on Formal Modeling and Analysis of Timed Systems10.1007/978-3-642-40229-6_16(228-242)Online publication date: 29-Aug-2013
https://dl.acm.org/doi/10.1007/978-3-642-40229-6_16
Zhu JSander IJantsch A(2012)Performance Analysis of Reconfigurations in Adaptive Real-Time Streaming ApplicationsACM Transactions on Embedded Computing Systems10.1145/2180887.218088811S:1(1-20)Online publication date: 1-Jun-2012
https://dl.acm.org/doi/10.1145/2180887.2180888
Zhu JSander IJantsch ALin Y(2010)Constrained global scheduling of streaming applications on MPSoCsProceedings of the 2010 Asia and South Pacific Design Automation Conference10.5555/1899721.1899770(223-228)Online publication date: 18-Jan-2010
https://dl.acm.org/doi/10.5555/1899721.1899770
Zhu JSander IJantsch ADe Micheli GAl-Hashimi BMueller WMacii E(2010)Pareto efficient design for reconfigurable streaming applications on CPU/FPGAsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871181(1035-1040)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871181

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Managing latency in embedded streaming applications under hard-real-time scheduling

Efficient scheduling of soft real-time applications on multiprocessors

Buffer minimization in earliest-deadline first scheduling of dataflow graphs

Comments

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Recommendations

Managing latency in embedded streaming applications under hard-real-time scheduling

Efficient scheduling of soft real-time applications on multiprocessors

Buffer minimization in earliest-deadline first scheduling of dataflow graphs

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations