As conventional memory technologies such as DRAM and Flash run into scaling challenges, architects and system designers are forced to look at alternative technologies for building future computer systems. This synthesis lecture begins by listing the requirements for a next generation memory technology and briefly surveying the landscape of novel non-volatile memories. Among these, Phase Change Memory (PCM) is emerging as a leading contender, and the authors discuss the material, device, and circuit advances underlying this exciting technology. The lecture then describes architectural solutions to enable PCM for main memories. Finally, the authors explore the impact of such byte-addressable non-volatile memories on future storage and system designs. Table of Contents: Next Generation Memory Technologies / Architecting PCM for Main Memories / Tolerating Slow Writes in PCM / Wear Leveling for Durability / Wear Leveling Under Adversarial Settings / Error Resilience in Phase Change Memories / Storage and System Design With Emerging Non-Volatile Memories
Cited By
Nath A and Kapoor H (2024). AmLuCEP: Amalgamating LUT-based Compression and Adaptive Encoding Assisted Block Placement To Improve Lifetime of PCM-based Main Memories, ACM Transactions on Design Automation of Electronic Systems, 29:6, (1-24), Online publication date: 30-Nov-2024.- Akbarzadeh N, Darabi S, Gheibi-Fetrat A, Mirzaei A, Sadrosadati M and Sarbazi-Azad H (2024). H3DM: A High-bandwidth High-capacity Hybrid 3D Memory Design for GPUs, Proceedings of the ACM on Measurement and Analysis of Computing Systems, 8:1, (1-28), Online publication date: 16-Feb-2024.
- Escuin C, Khan A, Ibañez P, Monreal T, Viñals V and Castrillon J HyCSim: A rapid design space exploration tool for emerging hybrid last-level caches System Engineering for constrained embedded systems, (53-58)
- Adavally S, Islam M and Kavi K (2021). Dynamically Adapting Page Migration Policies Based on Applications’ Memory Access Behaviors, ACM Journal on Emerging Technologies in Computing Systems, 17:2, (1-24), Online publication date: 30-Apr-2021.
- Rani K, Agarwal S and Kapoor H DidaSel Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design, (151-156)
- Rashidi S, Jalili M and Sarbazi-Azad H (2019). A Survey on PCM Lifetime Enhancement Schemes, ACM Computing Surveys, 52:4, (1-38), Online publication date: 31-Jul-2020.
- Beckmann N, Gibbons P, Haeupler B and McGuffey C Writeback-Aware Caching (Brief Announcement) The 31st ACM Symposium on Parallelism in Algorithms and Architectures, (345-347)
- Agarwal S and Kapoor H Enhancing the Lifetime of Non-Volatile Caches by Exploiting Module-Wise Write Restriction Proceedings of the 2019 Great Lakes Symposium on VLSI, (213-218)
- Zuo P, Hua Y, Zhao M, Zhou W and Guo Y Improving the performance and endurance of encrypted non-volatile main memory through deduplicating writes Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture, (442-454)
- Shi Y, Zhu Y and Huang L (2018). Partial-PreSET, International Journal of Parallel Programming, 46:4, (736-748), Online publication date: 1-Aug-2018.
- Young V, Chou C, Jaleel A and Qureshi M ACCORD Proceedings of the 45th Annual International Symposium on Computer Architecture, (328-339)
- Gope D, Basu A, Puthoor S and Meswani M A Case for Scoped Persist Barriers in GPUs Proceedings of the 11th Workshop on General Purpose GPUs, (2-12)
- Knyaginin D and Stenstrom P Rock Proceedings of the International Symposium on Memory Systems, (337-347)
- Choi W, Arjomand M, Jung M and Kandemir M (2017). Exploiting Data Longevity for Enhancing the Lifetime of Flash-based Storage Class Memory, Proceedings of the ACM on Measurement and Analysis of Computing Systems, 1:1, (1-26), Online publication date: 13-Jun-2017.
- Seyedzadeh S, Maddah R, Kline D, Jones A and Melhem R (2016). Improving Bit Flip Reduction for Biased and Random Data, IEEE Transactions on Computers, 65:11, (3345-3356), Online publication date: 1-Nov-2016.
- Islam M, Banerjee S, Meswani M and Kavi K Prefetching as a Potentially Effective Technique for Hybrid Memory Optimization Proceedings of the Second International Symposium on Memory Systems, (220-231)
- Ben-David N, Blelloch G, Fineman J, Gibbons P, Gu Y, McGuffey C and Shun J Parallel Algorithms for Asymmetric Read-Write Costs Proceedings of the 28th ACM Symposium on Parallelism in Algorithms and Architectures, (145-156)
- Nawab F, Agrawal D and El Abbadi A The Challenges of Global-scale Data Management Proceedings of the 2016 International Conference on Management of Data, (2223-2227)
- Soltani M, Ebrahimi M and Navabi Z Prolonging Lifetime of Non-volatile Last Level Caches with Cluster Mapping Proceedings of the 26th edition on Great Lakes Symposium on VLSI, (329-334)
- Lu Y, Shu J and Sun L (2016). Blurred Persistence, ACM Transactions on Storage, 12:1, (1-29), Online publication date: 26-Feb-2016.
- Blelloch G, Fineman J, Gibbons P, Gu Y and Shun J Sorting with Asymmetric Read and Write Costs Proceedings of the 27th ACM symposium on Parallelism in Algorithms and Architectures, (1-12)
- Young V, Nair P and Qureshi M (2015). DEUCE, ACM SIGARCH Computer Architecture News, 43:1, (33-44), Online publication date: 29-May-2015.
- Viglas S Data Management in Non-Volatile Memory Proceedings of the 2015 ACM SIGMOD International Conference on Management of Data, (1707-1711)
- Young V, Nair P and Qureshi M (2015). DEUCE, ACM SIGPLAN Notices, 50:4, (33-44), Online publication date: 12-May-2015.
- Young V, Nair P and Qureshi M DEUCE Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, (33-44)
- Chatzistergiou A, Cintra M and Viglas S (2015). REWIND, Proceedings of the VLDB Endowment, 8:5, (497-508), Online publication date: 1-Jan-2015.
- Chou C, Jaleel A and Qureshi M CAMEO Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, (1-12)
- Mittal S, Vetter J and Li D Improving energy efficiency of embedded DRAM caches for high-end computing systems Proceedings of the 23rd international symposium on High-performance parallel and distributed computing, (99-110)
- Mittal S, Vetter J and Li D WriteSmoothing Proceedings of the 24th edition of the great lakes symposium on VLSI, (139-144)
- Kavi K, Pianelli S, Pisano G, Regina G and Ignatowski M 3D DRAM and PCMs in Processor Memory Hierarchy Proceedings of the 27th International Conference on Architecture of Computing Systems — ARCS 2014 - Volume 8350, (183-195)
- Viglas S (2014). Write-limited sorts and joins for persistent memory, Proceedings of the VLDB Endowment, 7:5, (413-424), Online publication date: 1-Jan-2014.
- Jose J, Banikazemi M, Belluomini W, Murthy C and Panda D MetaData persistence using storage class memory Proceedings of the 1st Workshop on Interactions of NVM/FLASH with Operating Systems and Workloads, (1-7)
Recommendations
Write-once-memory-code phase change memory
DATE '14: Proceedings of the conference on Design, Automation & Test in EuropeThis paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM --- attributed to PCM SET --- by ...
Phase-change memory: An architectural perspective
This article surveys the current state of phase-change memory (PCM) as a nonvolatile memory technology set to replace flash and DRAM in modern computerized systems. It has been researched and developed in the last decade, with researchers providing ...
A durable and energy efficient main memory using phase change memory technology
ISCA '09: Proceedings of the 36th annual international symposium on Computer architectureUsing nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...