Scheduling instruction effects for a statically pipelined processor
Authors: 
B. Davis, R. Baird, P. Gavin, 
M. Själander, I. Finlayson, F. Rasapour, G. Cook, G.-R. Uh, D. Whalley, G. TysonAuthors Info & Claims
B. Davis, R. Baird, P. Gavin, M. Själander, I. Finlayson, F. Rasapour, G. Cook, G.-R. Uh, D. Whalley, G. TysonAuthors Info & ClaimsPages 167 - 176
Abstract
Statically pipelined processors have a fully exposed datapath where all portions of the pipeline are directly controlled by effects within an instruction, which simplifies hardware and enables a new level of compiler optimizations. This paper describes an effect scheduling strategy to aggressively compact instructions, which has a critical impact on code size and performance. Unique scheduling challenges include more frequent name dependences and fewer renaming opportunities due to static pipeline (SP) registers being dedicated for specific operations. We also realized the SP in a hardware implementation language (VHDL) to evaluate the real energy benefits. Despite the compiler challenges, we achieve performance, code size, and energy improvements compared to a conventional MIPS processor.
References
[1]
Finlayson, I., Davis, B., Gavin, P., Uh, G., Whalley, D., Själander, M., Tyson, G.: Improving processor efficiency by statically pipelining instructions. In: Proceedings of the ACM Conference on Languages, Compilers, and Tools for Embedded Systems, New York, NY, USA, ACM (2013)
[2]
Baird, R., Gavin, P., Själander, M., Whalley, D., Uh, G. R.: Optimizing transfers of control in the static pipeline architecture. In: Proceedings of the ACM Conference on Languages, Compilers, and Tools for Embedded Systems, New York, NY, USA, ACM (2015) 1:1--1:10
[3]
Aditya, S., Mahlke, S. A., Rau, B. R.: Code size minimization and retargetable assembly for custom epic and vliw instruction formats. ACM Transactions on Design Automation of Electronic Systems 5(4) (2000) 752--773
[4]
Aditya, S., Rau, B. R., Johnson, R.: Automatic design of vliw and epic instruction formats. Technical report, Hewlett-Packard, HP laboratories Palo Alto (2000)
[5]
Benitez, M., Davidson, J.: A portable global optimizer and linker. ACM SIGPLAN Notices 23(7) (1988) 329--338
[6]
Fraser, C.: A retargetable compiler for ansi c. ACM SIGPLAN Notices 26(10) (1991) 29--43
[7]
Guthaus, M., Ringenberg, J., Ernst, D., Austin, T., Mudge, T., Brown, R.: Mibench: A free, commercially representative embedded benchmark suite. In: Proceedings of the International Workshop on Workload Characterization, Washington, DC, USA, IEEE Computer Society (2002) 3--14
[8]
Austin, T., Larson, E., Ernst, D.: Simplescalar: An infrastructure for computer system modeling. Computer 35(2) (2002) 59--67
[9]
Finlayson, I., Uh, G., Whalley, D., Tyson, G.: Improving low power processor efficiency with static pipelining. In: Proceedings of the Workshop on Interaction between Compilers and Computer Architectures, Washington, DC, USA, IEEE Computer Society (2011) 17--24
[10]
Finlayson, I., Uh, G., Whalley, D., Tyson, G.: An overview of static pipelining. IEEE Computer Architecture Letters 11(1) (2012) 17--20
[11]
Wilkes, M., Stringer, J.: Micro-programming and the design of the control circuits in an electronic digital computer. Mathematical Proceedings of the Cambridge Philosophical Society 49(02) (1953) 230--238
[12]
Dally, W.: Micro-optimization of floating-point operations. In: Proceedings of the Architectural Support for Programming Languages and Operating Systems, New York, NY, USA, ACM (1989) 283--289
[13]
Fisher, J.: Vliw machine: A multiprocessor for compiling scientific code. Computer 17(7) (1984) 45--53
[14]
Reshadi, M., Gorjiara, B., Gajski, D.: Utilizing horizontal and vertical parallelism with a no-instruction-set compiler for custom datapaths. In: Proceedings of the IEEE International Conference Computer Design, Washington, DC, USA, IEEE Computer Society (2005) 69--76
[15]
Thuresson, M., Själander, M., Björk, M., Svensson, L., Larsson-Edefors, P., Stenström, P.: Flexcore: Utilizing exposed datapath control for efficient computing. Journal of Signal Processing Systems 57(1) (2009) 5--19
[16]
Själander, M., Larsson-Edefors, P.: FlexCore: Implementing an Exposed Datapath Processor. In: Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. (2013) 306--313
[17]
Corporaal, H., Arnold, M.: Using transport triggered architectures for embedded processor design. Proceedings of the Integrated Computer-Aided Engineering 5(1) (1998) 19--38
[18]
He, Y., She, D., Mesman, B., Corporaal, H.: Move-pro: A low power and high code density TTA architecture. In: Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, Washington, DC, USA, IEEE Computer Society (2011) 294--301
[19]
Bright, A., Fritts, J., Gschwind, M.: Decoupled fetch-execute engine with static branch prediction support. Technical report, IBM Research Report RC23261, IBM Research Division (1999)
[20]
ARM Ltd.: ARM Architecture Reference Manual ARMv7-A and ARMv7-R Edition. (2011)
Index Terms
- Scheduling instruction effects for a statically pipelined processor
Recommendations
Evaluation of scheduling techniques on a SPARC-based VLIW testbed
MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on MicroarchitectureThe performance of Very Long Instruction Word (VLIW) microprocessors depends on the close cooperation between the compiler and the architecture. This paper evaluates a set of important compilation techniques and related architectural features for VLIW ...
Dynamic coalescing for 16-bit instructions
In the embedded domain, memory usage and energy consumption are critical constraints.Embedded processors such as the ARM and MIPS provide a 16-bit instruction set, (called Thumb in the case of the ARM family of processors), in addition to the 32-bit ...
Natural instruction level parallelism-aware compiler for high-performance QueueCore processor architecture
This work presents a static method implemented in a compiler for extracting high instruction level parallelism for the 32-bit QueueCore, a queue computation-based processor. The instructions of a queue processor implicitly read and write their operands, ...
Comments
Information & Contributors
Information
Published In
Sponsors
- SIGBED: ACM Special Interest Group on Embedded Systems
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE: Institute of Electrical and Electronics Engineers
- SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
IEEE Press
Publication History
Published: 04 October 2015
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
- Korean Ministry of Science, ICT and Future Planning
- US National Science Foundation
Conference
Acceptance Rates
Overall Acceptance Rate 52 of 230 submissions, 23%
Upcoming Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 101Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 27 Jul 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in