[5] J.-Y. Jou and Jacob Abraham, "Fault-Tolerant Matrix Operations on Multiple Processor Systems using Weighted Checksums," Proc. SPIE Conf., vol. 495, pp. 94-101, Aug. 1984.

Google Scholar

[6]

[6] J. D. Ullman, Computational Aspects of VLSI. Rockville, Maryland: Computer Science Press, 1984.

Digital Library

Google Scholar

[7]

[7] J. P. Hayes, Computer Architecture and Organization. New York, N. Y.: McGraw-Hill, 1978. p. 107.

Digital Library

Google Scholar

[8]

[8] W. Karplus and D. Cohen, "Architectural and Software Issues in the Design and Application of Peripheral Array Processors," Computer, vol. 14, pp. 11- 17, September 1981.

Google Scholar

Cited By

View all

Kim ILipasti M(2003)Macro-op SchedulingProceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture10.5555/956417.956563Online publication date: 3-Dec-2003
https://dl.acm.org/doi/10.5555/956417.956563
Seo JKim D(2019)Dependency-Resolving Intra-Unit Pipeline Architecture for High-Throughput Multipliers2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE.2019.8715045(924-927)Online publication date: Mar-2019
https://doi.org/10.23919/DATE.2019.8715045
Kim ILipasti M(2003)Macro-op SchedulingProceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture10.5555/956417.956563Online publication date: 3-Dec-2003
https://dl.acm.org/doi/10.5555/956417.956563
Show More Cited By

Index Terms

TIDBITS: speedup via time-delay bit-slicing in ALU design for VLSI technology
1. Hardware
  1. Integrated circuits
    1. Logic circuits
      1. Arithmetic and datapath circuits
  2. Very large scale integration design

Recommendations

TIDBITS: speedup via time-delay bit-slicing in ALU design for VLSI technology
Special Issue: Proceedings of the 12th annual international symposium on Computer architecture (ISCA '85)
Optimized reversible binary-coded decimal adders

Babu and Chowdhury [H.M.H. Babu, A.R. Chowdhury, Design of a compact reversible binary coded decimal adder circuit, Journal of Systems Architecture 52 (5) (2006) 272-282] recently proposed, in this journal, a reversible adder for binary-coded decimals. ...
Hardware Designs for Decimal Floating-Point Addition and Related Operations

Decimal arithmetic is often used in commercial, financial, and Internet-based applications. Due to the growing importance of decimal floating-point (DFP) arithmetic, the IEEE 754 Draft Standard for Floating-Point Arithmetic (IEEE P754) includes ...

Comments

Information & Contributors

Information

Published In

ISCA '85: Proceedings of the 12th annual international symposium on Computer architecture

June 1985

428 pages

ISBN:0818606347

Chairmen:
Thomas Gannon
Digital Equipment Corp.
,
Tilak Agerwala
IBM Research
,
Charles Freiman
IBM Research

ACM SIGARCH Computer Architecture News Volume 13, Issue 3
Special Issue: Proceedings of the 12th annual international symposium on Computer architecture (ISCA '85)
June 1985
396 pages
ISSN:0163-5964
DOI:10.1145/327070
Chairmen:
Thomas Gannon
Digital Equipment Corp.
,
Tilak Agerwala
IBM Research
,
Charles Freiman
IBM Research
Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 June 1985

Check for updates

Qualifiers

Article

Conference

ISCA85

Sponsor:

SIGARCH

ISCA85: International Symposium on Computer Architecture

June 17 - 19, 1985

Massachusetts, Boston, USA

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
553
Total Downloads

Downloads (Last 12 months)30
Downloads (Last 6 weeks)8

Reflects downloads up to 11 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kim ILipasti M(2003)Macro-op SchedulingProceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture10.5555/956417.956563Online publication date: 3-Dec-2003
https://dl.acm.org/doi/10.5555/956417.956563
Seo JKim D(2019)Dependency-Resolving Intra-Unit Pipeline Architecture for High-Throughput Multipliers2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE.2019.8715045(924-927)Online publication date: Mar-2019
https://doi.org/10.23919/DATE.2019.8715045
Kim ILipasti M(2003)Macro-op SchedulingProceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture10.5555/956417.956563Online publication date: 3-Dec-2003
https://dl.acm.org/doi/10.5555/956417.956563
Kim ILipasti M(2003)Macro-op scheduling: relaxing scheduling loop constraints22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)10.1109/MICRO.2003.1253202(277-288)Online publication date: 2003
https://doi.org/10.1109/MICRO.2003.1253202
Mazumder PKulkarni SBhattacharya MJian Ping Sun Haddad G(1998)Digital circuit applications of resonant tunneling devicesProceedings of the IEEE10.1109/5.66354486:4(664-686)Online publication date: Apr-1998
https://doi.org/10.1109/5.663544

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

TIDBITS: speedup via time-delay bit-slicing in ALU design for VLSI technology

Optimized reversible binary-coded decimal adders

Hardware Designs for Decimal Floating-Point Addition and Related Operations