Skip header Section
Skip Bibliometrics Section
Computational Aspects of VLSIJanuary 1984
- Author:
- Jeffrey D Ullma
Abstract
No abstract available.
Cited By
- Biedl T, Liotta G and Montecchiani F (2018). Embedding-Preserving Rectangle Visibility Representations of Nonplanar Graphs, Discrete & Computational Geometry, 60:2, (345-380), Online publication date: 1-Sep-2018.
- Hager W, Hungerford J and Safro I (2018). A multilevel bilinear programming algorithm for the vertex separator problem, Computational Optimization and Applications, 69:1, (189-223), Online publication date: 1-Jan-2018.
- Asgharian Sardroud A and Bagheri A (2017). Embedding cycles and paths on solid grid graphs, The Journal of Supercomputing, 73:4, (1322-1336), Online publication date: 1-Apr-2017.
Gál A, Jang J, Limaye N, Mahajan M and Sreenivasaiah K (2016). Space-Efficient Approximations for Subset Sum, ACM Transactions on Computation Theory, 8:4, (1-28), Online publication date: 26-Jul-2016.- Roy S, Lu X, Gieske E, Yang P and Holt J Asymmetric scaling on network packet processors in the dark silicon era Proceedings of the ninth ACM/IEEE symposium on Architectures for networking and communications systems, (157-168)
- Miller B, Vahid F and Givargis T Embedding-based placement of processing element networks on FPGAs for physical model simulation Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, (181-190)
- Kaplan H, Mozes S, Nussbaum Y and Sharir M Submatrix maximum queries in Monge matrices and Monge partial matrices, and their applications Proceedings of the twenty-third annual ACM-SIAM symposium on Discrete algorithms, (338-355)
- de Sá V, da Fonseca G, Machado R and de Figueiredo C (2011). Complexity dichotomy on partial grid recognition, Theoretical Computer Science, 412:22, (2370-2379), Online publication date: 1-May-2011.
- Bilardi G and Fantozzi C New area-time lower bounds for the multidimensional DFT Proceedings of the Seventeenth Computing on The Australasian Theory Symposium - Volume 119, (111-120)
- Bilardi G and Fantozzi C New area-time lower bounds for the multidimensional DFT Proceedings of the Seventeenth Computing: The Australasian Theory Symposium - Volume 119, (111-120)
- Lozhkin S and Shiganov A (2019). High Accuracy Asymptotic Bounds on the BDD Size and Weight of the Hardest Functions, Fundamenta Informaticae, 104:3, (239-253), Online publication date: 1-Aug-2010.
- Gál A and Jang J The size and depth of layered boolean circuits Proceedings of the 9th Latin American conference on Theoretical Informatics, (372-383)
- Blelloch G and Maggs B Parallel algorithms Algorithms and theory of computation handbook, (25-25)
- Miller R and Stout Q Algorithmic techniques for regular networks of processors Algorithms and theory of computation handbook, (24-24)
- Beckett P (2009). Power scalability in a mesh-connected reconfigurable architecture, ACM Transactions on Embedded Computing Systems, 9:2, (1-28), Online publication date: 1-Oct-2009.
- Vinjamuri S and Prasanna V Hierarchical Dependency Graphs Proceedings of the 10th International Conference on Parallel Computing Technologies, (284-298)
- Cimikowski R and Mumey B (2007). Approximating the fixed linear crossing number, Discrete Applied Mathematics, 155:17, (2202-2210), Online publication date: 20-Oct-2007.
- López-Rodríguez D, Mérida-Casermeiro E, Ortíz-de-Lazcano-Lobato J and Galán-Marín G K-pages graph drawing with multivalued neural networks Proceedings of the 17th international conference on Artificial neural networks, (816-825)
- López-Rodríguez D, Mérida-Casermeiro E, Ortíz-de-Lazcano-Lobato J and Galán-Marín G Two pages graph layout via recurrent multivalued neural networks Proceedings of the 9th international work conference on Artificial neural networks, (194-202)
- Ciesielski M, Askar S, Gomez-Prado D, Guillot J and Boutillon E Data-flow transformations using Taylor expansion diagrams Proceedings of the conference on Design, automation and test in Europe, (455-460)
- Bilardi G, Pietracaprina A, Pucci G, Schifano F and Tripiccione R The potential of on-chip multiprocessing for QCD machines Proceedings of the 12th international conference on High Performance Computing, (386-397)
- Tyagi A Energy-Privacy trade-offs in VLSI computations Proceedings of the 6th international conference on Cryptology in India, (361-374)
- Flynn M and Hung P (2005). Microprocessor Design Issues, IEEE Micro, 25:3, (16-31), Online publication date: 1-May-2005.
- Huang Z and Ercegovac M (2005). High-Performance Low-Power Left-to-Right Array Multiplier Design, IEEE Transactions on Computers, 54:3, (272-283), Online publication date: 1-Mar-2005.
- Ozaktas H (2004). Information flow and interconnections in computing, Journal of Parallel and Distributed Computing, 64:12, (1360-1370), Online publication date: 1-Dec-2004.
- Torok L and Vrt'o I Layout volumes of the hypercube Proceedings of the 12th international conference on Graph Drawing, (414-424)
- Ceterchi R and Pérez–Jiménez M On two-dimensional mesh networks and their simulation with p systems Proceedings of the 5th international conference on Membrane Computing, (259-277)
- Liu B, Lombardi F, Park N and Choi M (2004). Testing Layered Interconnection Networks, IEEE Transactions on Computers, 53:6, (710-722), Online publication date: 1-Jun-2004.
- Tosic P A perspective on the future of massively parallel computing Proceedings of the 1st conference on Computing frontiers, (488-502)
- Kulkarni S and Arumugam U Collision-free communication in sensor networks Proceedings of the 6th international conference on Self-stabilizing systems, (17-31)
- Fridman J and Manolakos E (2018). Distributed Memory Parallel Architecture Based on Modular Linear Arrays for 2-D Separable Transforms Computation, Journal of VLSI Signal Processing Systems, 28:3, (187-203), Online publication date: 1-Jul-2001.
- Seawright A and Brewer F Clairvoyant Readings in hardware/software co-design, (375-388)
- Yeh C, Varvarigos E and Parhami B Multilayer VLSI Layout for Interconnection Networks Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing
- Lin R, Nakano K, Olariu S, Pinotti M, Schwing J and Zomaya A (2000). Scalable Hardware-Algorithms for Binary Prefix Sums, IEEE Transactions on Parallel and Distributed Systems, 11:8, (838-850), Online publication date: 1-Aug-2000.
- Flynn M, Hung P and Rudd K (1999). Deep-Submicron Microprocessor Design Issues, IEEE Micro, 19:4, (11-22), Online publication date: 1-Jul-1999.
- LaForge L (1999). Configuration of Locally Spared Arrays in the Presence of Multiple Fault Types, IEEE Transactions on Computers, 48:4, (398-416), Online publication date: 1-Apr-1999.
- Henry D, Kuszmaul B and Viswanath V The Ultrascalar Processor-An Asymptotically Scalable Superscalar Microarchitecture Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI
- Lin R, Olariu S, Schwing J and Wang B (1999). The Mesh with Hybrid Buses, IEEE Transactions on Parallel and Distributed Systems, 10:3, (266-280), Online publication date: 1-Mar-1999.
- Stan M, Tenca A and Ercegovac M (1998). Long and Fast Up/Down Counters, IEEE Transactions on Computers, 47:7, (722-735), Online publication date: 1-Jul-1998.
- Cong J and Xu S Delay-optimal technology mapping for FPGAs with heterogeneous LUTs Proceedings of the 35th annual Design Automation Conference, (704-707)
- Fernández A and Efe K (1997). Efficient VLSI Layouts for Homogeneous Product Networks, IEEE Transactions on Computers, 46:10, (1070-1082), Online publication date: 1-Oct-1997.
- Dolev S (2019). Possible and Impossible Self-Stabilizing Digital ClockSynchronization in General Graphs, Real-Time Systems, 12:1, (95-107), Online publication date: 15-Jan-1997.
- Efe K and Fernández A (1996). Mesh-Connected Trees, IEEE Transactions on Parallel and Distributed Systems, 7:12, (1281-1291), Online publication date: 1-Dec-1996.
- Beresford-Smith B, Diessel O and ElGindy H (2019). Optimal Algorithms for Constrained Reconfigurable Meshes, Journal of Parallel and Distributed Computing, 39:1, (74-78), Online publication date: 1-Nov-1996.
- Lo V, Rajopadhye S, Telle J and Zhong X (1996). Parallel Divide and Conquer on Meshes, IEEE Transactions on Parallel and Distributed Systems, 7:10, (1049-1058), Online publication date: 1-Oct-1996.
- Bhagavathi D, Gurla H, Olariu S, Schwing J and Zhang J (1996). Square Meshes Are Not Optimal for Convex Hull Computation, IEEE Transactions on Parallel and Distributed Systems, 7:6, (545-554), Online publication date: 1-Jun-1996.
- Lee S and Choi H (1996). Embedding of Complete Binary Trees into Meshes with Row-Column Routing, IEEE Transactions on Parallel and Distributed Systems, 7:5, (493-497), Online publication date: 1-May-1996.
- Myoupo J and Fabret A (1996). A Modular Systolic Linearization of the Warshall-Floyd Algorithm, IEEE Transactions on Parallel and Distributed Systems, 7:5, (449-455), Online publication date: 1-May-1996.
- Youn H and Lee J (1996). An Efficient Dictionary Machine Using Hexagonal Processor Arrays, IEEE Transactions on Parallel and Distributed Systems, 7:3, (266-273), Online publication date: 1-Mar-1996.
- Yang P and Raghavendra C (1996). Embedding and Reconfiguration of Binary Trees in Faulty Hypercubes, IEEE Transactions on Parallel and Distributed Systems, 7:3, (237-245), Online publication date: 1-Mar-1996.
- Murthy V (1996). Probabilistic quorum protocols for biometrical user authentication in OLTP, ACM SIGSAC Review, 14:1, (5-10), Online publication date: 1-Jan-1996.
- Spiegel G and Stroele A A unified approach to the extraction of realistic multiple bridging and break faults Proceedings of the conference on European design automation, (184-189)
- IEEE Transactions on Computers Staff (1995). INCREDYBLE, IEEE Transactions on Computers, 44:6, (792-804), Online publication date: 1-Jun-1995.
- Gu Q and Gu J (2019). Two Packet Routing Algorithms on a Mesh-Connected Computer, IEEE Transactions on Parallel and Distributed Systems, 6:4, (436-440), Online publication date: 1-Apr-1995.
- Ghose K and Desai K (2019). Hierarchical Cubic Networks, IEEE Transactions on Parallel and Distributed Systems, 6:4, (427-435), Online publication date: 1-Apr-1995.
- Lin R and Olariu S (2019). Reconfigurable Buses with Shift Switching, IEEE Transactions on Parallel and Distributed Systems, 6:1, (93-102), Online publication date: 1-Jan-1995.
- Buchenrieder K and Veith C A prototyping environment for control-oriented HW/SW systems using state-charts, activity-charts and FPGA's Proceedings of the conference on European design automation, (60-65)
- Efe K and Fernandez A Computational Properties of Mesh Connected Trees Proceedings of the 1994 International Conference on Parallel Processing - Volume 01, (72-76)
- Alnuweiri H (2019). Optimal VLSI Networks for Multidimensional Transforms, IEEE Transactions on Parallel and Distributed Systems, 5:7, (763-769), Online publication date: 1-Jul-1994.
- Gu Q and Gu J (2019). Algorithms and Average Time Bounds of Sorting on a Mesh-Connected Computer, IEEE Transactions on Parallel and Distributed Systems, 5:3, (308-315), Online publication date: 1-Mar-1994.
- Zheng S (1994). Compressed Tree Machines, IEEE Transactions on Computers, 43:2, (222-225), Online publication date: 1-Feb-1994.
- Goodrich M (1993). Parallel algorithms column 1, ACM SIGACT News, 24:4, (16-21), Online publication date: 1-Dec-1993.
- Xue H, Di C and Jess J A net-oriented method for realistic fault analysis Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, (78-83)
- Luo Z and Tsitsiklis J (1993). On the communication complexity of distributed algebraic computation, Journal of the ACM (JACM), 40:5, (1019-1047), Online publication date: 1-Nov-1993.
- Gotze J, Paul S and Sauer M (2019). An Efficient Jacobi-Like Algorithm for Parallel Eigenvalue Computation, IEEE Transactions on Computers, 42:9, (1058-1065), Online publication date: 1-Sep-1993.
- Narayanan P Processor autonomy on SIMD architectures Proceedings of the 7th international conference on Supercomputing, (127-136)
- Bern M and Eppstein D Worst-case bounds for subadditive geometric graphs Proceedings of the ninth annual symposium on Computational geometry, (183-188)
- Alnuweiri H (1993). A New Class of Optimal Bounded-Degree VLSI Sorting Networks, IEEE Transactions on Computers, 42:6, (746-752), Online publication date: 1-Jun-1993.
- Miller R, Prasanna-Kumar V, Reisis D and Stout Q (1993). Parallel Computations on Reconfigurable Meshes, IEEE Transactions on Computers, 42:6, (678-692), Online publication date: 1-Jun-1993.
- JáJá J and Ryu K (2019). Optimal Algorithms on the Pipelined Hypercube and Related Networks, IEEE Transactions on Parallel and Distributed Systems, 4:5, (582-591), Online publication date: 1-May-1993.
- Potkonjak M and Rabaey J Maximally fast and arbitrarily fast implementation of linear computations Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (304-308)
- Tyagi A VLSI design parsing (preliminary version) Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, (30-34)
- Alnuweiri H and Prasanna V (2019). Parallel Architectures and Algorithms for Image Component Labeling, IEEE Transactions on Pattern Analysis and Machine Intelligence, 14:10, (1014-1034), Online publication date: 1-Oct-1992.
- Lombardi F, Feng C and Huang W (2019). Detection and Location of Multiple Faults in Baseline Interconnection Networks, IEEE Transactions on Computers, 41:10, (1340-1344), Online publication date: 1-Oct-1992.
- Fürer M, He X, Kao M and Raghavachari B O(nlog log n)-work parallel algorithms for straight-line grid embeddings of planar graphs Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, (410-419)
- Wilson D Embedding leveled hypercube algorithms into hypercubes (extended abstract) Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, (264-270)
- Hightower W, Prins J and Reif J Implementations of randomized sorting on large parallel machines Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, (158-167)
- Sureshchandran S A systolic array architecture for multiplying Toeplitz matrices Proceedings of the 1992 ACM/SIGAPP symposium on Applied computing: technological challenges of the 1990's, (933-936)
- Hara Y, Keller A and Wiederhold G Implementing hypertext database relationships through aggregations and exception Proceedings of the third annual ACM conference on Hypertext, (75-90)
- Alnuweiri H and Prasanna V (2018). Optimal geometric algorithms for digitized images on fixed-size linear arrays and scan-line arrays, Distributed Computing, 5:2, (55-65), Online publication date: 1-Sep-1991.
- Alnuweiri H Optimal bounded-degree VLSI networks for sorting in a constant number of rounds Proceedings of the 1991 ACM/IEEE conference on Supercomputing, (732-739)
- Guan X and Langston M (2019). Time-Space Optimal Parallel Merging and Sorting, IEEE Transactions on Computers, 40:5, (596-602), Online publication date: 1-May-1991.
- Helm R, Marriott K and Odersky M Constraint-based query optimization for spatial databases Proceedings of the tenth ACM SIGACT-SIGMOD-SIGART symposium on Principles of database systems, (181-191)
- Fan Z and Cheng K (1991). A Generalized Simultaneous Access Dictionary Machine, IEEE Transactions on Parallel and Distributed Systems, 2:2, (149-159), Online publication date: 1-Apr-1991.
- Bryant R (1991). On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication, IEEE Transactions on Computers, 40:2, (205-213), Online publication date: 1-Feb-1991.
- Matsumoto N, Watanabe Y, Usami K, Sugeno Y, Hatada H and Mori S Datapath generator based on gate-level symbolic layout Proceedings of the 27th ACM/IEEE Design Automation Conference, (388-393)
- Saab Y and Rao V Stochastic evolution Proceedings of the 27th ACM/IEEE Design Automation Conference, (26-31)
- Kuszmaul B (1990). Fast, Deterministic Routing, on Hypercubes, Using Small Buffers, IEEE Transactions on Computers, 39:11, (1390-1393), Online publication date: 1-Nov-1990.
- Kilian J, Kipnis S and Leiserson C (1990). The Organization of Permutation Architectures with Bused Interconnections, IEEE Transactions on Computers, 39:11, (1346-1358), Online publication date: 1-Nov-1990.
- Kaklamanis C, Krizanc D and Tsantilas T Tight bounds for oblivious routing in the hypercube Proceedings of the second annual ACM symposium on Parallel algorithms and architectures, (31-36)
- Rosenkrantz D (2019). Half-Hot State Assignments for Finite State Machines, IEEE Transactions on Computers, 39:5, (700-702), Online publication date: 1-May-1990.
- Tyagi A An algebraic model for design space with applications to function module generation Proceedings of the conference on European design automation, (114-118)
- Lin W and Prasanna-Kumar V (2019). A Note on the Linear Transformation Method for Systolic Array Design, IEEE Transactions on Computers, 39:3, (393-399), Online publication date: 1-Mar-1990.
- Sugla B and Carlson D (2019). Extreme Area-Time Tradeoffs in VLSI, IEEE Transactions on Computers, 39:2, (251-257), Online publication date: 1-Feb-1990.
- Masuda S, Nakajima K, Kashiwabara T and Fujisawa T (2019). Crossing Minimization in Linear Embeddings of Graphs, IEEE Transactions on Computers, 39:1, (124-127), Online publication date: 1-Jan-1990.
- Prasanna-Kumar V and Reisis D (2019). Image Computations on Meshes with Multiple Broadcast, IEEE Transactions on Pattern Analysis and Machine Intelligence, 11:11, (1194-1202), Online publication date: 1-Nov-1989.
- Wang Y, Lee R and Chang J (1989). The Number of Intersections Between two Rectangular Paths, IEEE Transactions on Computers, 38:11, (1564-1571), Online publication date: 1-Nov-1989.
- Liu J (1989). A graph partitioning algorithm by node separators, ACM Transactions on Mathematical Software (TOMS), 15:3, (198-219), Online publication date: 1-Sep-1989.
- Lenders P, Schröder H and Strazdins P (1989). Microprogramming instruction systolic arrays, ACM SIGMICRO Newsletter, 20:3, (56-69), Online publication date: 1-Aug-1989.
- Lenders P, Schröder H and Strazdins P Microprogramming instruction systolic arrays Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture, (56-69)
- Akers S and Krishnamurthy B (2019). A Group-Theoretic Model for Symmetric Interconnection Networks, IEEE Transactions on Computers, 38:4, (555-566), Online publication date: 1-Apr-1989.
- Weems B (1989). Operations on sets of intervals - an exercise for data structures or algorithms, ACM SIGCSE Bulletin, 21:1, (174-176), Online publication date: 1-Feb-1989.
- Weems B Operations on sets of intervals - an exercise for data structures or algorithms Proceedings of the twentieth SIGCSE technical symposium on Computer science education, (174-176)
- van Gelder A (2019). PRAM Processor Allocation, IEEE Transactions on Computers, 38:2, (289-292), Online publication date: 1-Feb-1989.
- Scherson I and Sen S (2019). Parallel Sorting in Two-Dimensional VLSI Models of Computation, IEEE Transactions on Computers, 38:2, (238-249), Online publication date: 1-Feb-1989.
- Hough A and Cuny J (2019). Initial experiences with a pattern-oriented parallel debugger, ACM SIGPLAN Notices, 24:1, (195-205), Online publication date: 3-Jan-1989.
- Fowler R, LeBlanc T and Mellor-Crummey J (2019). An integrated approach to parallel program debugging and performance analysis onlarge-scale multiprocessors, ACM SIGPLAN Notices, 24:1, (163-173), Online publication date: 3-Jan-1989.
- Hough A and Cuny J Initial experiences with a pattern-oriented parallel debugger Proceedings of the 1988 ACM SIGPLAN and SIGOPS workshop on Parallel and distributed debugging, (195-205)
- Fowler R, LeBlanc T and Mellor-Crummey J An integrated approach to parallel program debugging and performance analysis onlarge-scale multiprocessors Proceedings of the 1988 ACM SIGPLAN and SIGOPS workshop on Parallel and distributed debugging, (163-173)
- Carlson D (2019). Modified-Mesh Connected Parallel Computers, IEEE Transactions on Computers, 37:10, (1315-1321), Online publication date: 1-Oct-1988.
- Atallah M (2019). On Multidimensional Arrays of Processors, IEEE Transactions on Computers, 37:10, (1306-1309), Online publication date: 1-Oct-1988.
- Stramm B and Berman F (2019). Communication-sensitive heuristics and algorithms for mapping compilers, ACM SIGPLAN Notices, 23:9, (222-243), Online publication date: 1-Sep-1988.
- Carlson E and Rutenbar R Mask verification on the connection machine Proceedings of the 25th ACM/IEEE Design Automation Conference, (134-140)
- de Fraysseix H, Pach J and Pollack R Small sets supporting fary embeddings of planar graphs Proceedings of the twentieth annual ACM symposium on Theory of computing, (426-433)
- Jerrum M and Sinclair A Conductance and the rapid mixing property for Markov chains: the approximation of permanent resolved Proceedings of the twentieth annual ACM symposium on Theory of computing, (235-244)
- Stramm B and Berman F Communication-sensitive heuristics and algorithms for mapping compilers Proceedings of the ACM/SIGPLAN conference on Parallel programming: experience with applications, languages and systems, (222-243)
- Peleg D and Ullman J An optimal synchronizer for the hypercube Proceedings of the sixth annual ACM Symposium on Principles of distributed computing, (77-85)
- Sykora O and Vřto I (1987). Tight chip area lower bounds for string matching, Information Processing Letters, 26:3, (117-119), Online publication date: 23-Nov-1987.
- Beekman J, Owens R and Irwin M Mesh arrays and LOGICIAN: a tool for their efficient generation Proceedings of the 24th ACM/IEEE Design Automation Conference, (357-362)
- Lowrie M and Fuchs W (1987). Reconfigurable Tree Architectures Using Subtree Oriented Fault Tolerance, IEEE Transactions on Computers, 36:10, (1172-1182), Online publication date: 1-Oct-1987.
- Fam A (1987). Optimal Partitioning and Redundancy Removal in Computing Partial Sums, IEEE Transactions on Computers, 36:10, (1137-1143), Online publication date: 1-Oct-1987.
- Li L and Marsland T A parallel algorithm for finding a maximum flow in 0-1 networks Proceedings of the 15th annual conference on Computer Science, (231-234)
- Abu-Mostafa Y (1987). On the Time-Bandwidth Proof in VLSI Complexity, IEEE Transactions on Computers, 36:2, (239-240), Online publication date: 1-Feb-1987.
- Maass W, Schnitger G and Szemeredi E Two tapes are better than one for off-line Turing machines Proceedings of the nineteenth annual ACM symposium on Theory of computing, (94-100)
- Krishnan M and Hayes J (1986). An Array Layout Methodology for VLSI Circuits, IEEE Transactions on Computers, 35:12, (1055-1067), Online publication date: 1-Dec-1986.
- Muehlenbein H, Limburger F, Streitz S and Warhaut S MUPPET—a programming environment of message-based multiprocessors Proceedings of 1986 ACM Fall joint computer conference, (336-343)
- Siegel A Aspects of information flow in VLSI circuits Proceedings of the eighteenth annual ACM symposium on Theory of computing, (448-459)
- Dwork C, Peleg D, Pippenger N and Upfal E Fault tolerance in networks of bounded degree Proceedings of the eighteenth annual ACM symposium on Theory of computing, (370-379)
- Chang Y and Simon J Continuous routing and batch routing on the hypercube Proceedings of the fifth annual ACM symposium on Principles of distributed computing, (272-281)
- Peleg D and Simons B On fault tolerant routings in general networks Proceedings of the fifth annual ACM symposium on Principles of distributed computing, (98-107)
- Bridges G, Pries W, McLeod R, Yunik M, Gulak P and Card H (1986). Dual Systolic Architectures for VLSI Digital Signal Processing Systems, IEEE Transactions on Computers, 35:10, (916-923), Online publication date: 1-Oct-1986.
- Jouvelot P (1986). Designing new languages or new language manipulation systems using ML, ACM SIGPLAN Notices, 21:8, (40-52), Online publication date: 1-Aug-1986.
- Jerraya A, Varinot P, Jamier R and Courtois B Principles of the SYCO compiler Proceedings of the 23rd ACM/IEEE Design Automation Conference, (715-721)
- Supowit K and Friedman S A new method for verifying sequential circuits Proceedings of the 23rd ACM/IEEE Design Automation Conference, (200-207)
- Mahmudul Hassan A and Agarwal V (1986). A Fault-Tolerant Modular Architecture for Binary Trees, IEEE Transactions on Computers, 35:4, (356-361), Online publication date: 1-Apr-1986.
- Hwang J, Papachristou C and Cornett D Microcode development for microprogrammed processors Proceedings of the 18th annual workshop on Microprogramming, (145-156)
- Hwang J, Papachristou C and Cornett D (1985). Microcode development for microprogrammed processors, ACM SIGMICRO Newsletter, 16:4, (145-156), Online publication date: 1-Dec-1985.
- Hsu P, Rahmeh J, Davidson E and Abraham J TIDBITS Proceedings of the 12th annual international symposium on Computer architecture, (29-35)
- Camposano R Synthesis techniques for digital systems design Proceedings of the 22nd ACM/IEEE Design Automation Conference, (475-481)
- Cho Y A subjective review of compaction (tutorial session) Proceedings of the 22nd ACM/IEEE Design Automation Conference, (396-404)
- Hsu P, Rahmeh J, Davidson E and Abraham J (1985). TIDBITS, ACM SIGARCH Computer Architecture News, 13:3, (29-35), Online publication date: 1-Jun-1985.
- Lingas A On partitioning polygons Proceedings of the first annual symposium on Computational geometry, (288-295)
- Miller R and Stout Q Pyramid computer algorithms for determining geometric properties of images Proceedings of the first annual symposium on Computational geometry, (263-271)
- Leighton T Tight bounds on the complexity of parallel sorting Proceedings of the sixteenth annual ACM symposium on Theory of computing, (71-80)
- Papachriston C and Reuter J Microassembly and area reduction techniques for PLA microcode Proceedings of the 17th annual workshop on Microprogramming, (86-94)
- Papachriston C and Reuter J (1984). Microassembly and area reduction techniques for PLA microcode, ACM SIGMICRO Newsletter, 15:4, (86-94), Online publication date: 1-Dec-1984.
- Bryant R (1984). A Switch-Level Model and Simulator for MOS Digital Systems, IEEE Transactions on Computers, 33:2, (160-177), Online publication date: 1-Feb-1984.
Index Terms
- Computational Aspects of VLSI
Recommendations
A VLSI Modulo m Multiplier
A novel method to compute the exact digits of the modulo m product of integers is proposed, and a modulo m multiply structure is defined. Such a structure can be implemented by means of a few fast VLSI binary multipliers, and a response time of about ...
A VLSI Residue Arithmetic Multiplier
Recently, residue arithmetic has received increased attention in the open literature. Using table lookup methods and high-speed memory, modular arithmetic has been demonstrated. However, the memory size limitation of ECL, bipolar, and high-speed MOS ...
Real-time simulation of biologically realistic stochastic neurons in VLSI
Neuronal variability has been thought to play an important role in the brain. As the variability mainly comes from the uncertainty in biophysical mechanisms, stochastic neuron models have been proposed for studying how neurons compute with noise. ...