Cache persistence-aware memory bus contention analysis for multicore systems
Pages 442 - 447
Abstract
Memory bus contention strongly relates to the number of main memory requests generated by tasks running on different cores of a multicore platform, which, in turn, depends on the content of the cache memories during the execution of those tasks. Recent works have shown that due to cache persistence the memory access demand of multiple jobs of a task may not always be equal to its worst-case memory access demand in isolation. Analysis of the variable memory access demand of tasks due to cache persistence leads to significantly tighter worst-case response time (WCRT) of tasks.
In this work, we show how the notion of cache persistence can be extended from single-core to multicore systems. In particular, we focus on analyzing the impact of cache persistence on the memory bus contention suffered by tasks executing on a multi-core platform considering both work conserving and non-work conserving bus arbitration policies. Experimental evaluation shows that cache persistence-aware analyses of bus arbitration policies increase the number of task sets deemed schedulable by up to 70 percentage points in comparison to their respective counterparts that do not account for cache persistence.
References
[1]
J. Nowotsch, M. Paulitsch, D. Bühler, H. Theiling, S. Wegener, and M. Schmidt, "Multi-core interference-sensitive wcet analysis leveraging runtime resource capacity enforcement," in ECRTS. IEEE, 2014, pp. 109--118.
[2]
R. I. Davis, S. Altmeyer, L. S. Indrusiak, C. Maiza, V. Nelis, and J. Reineke, "An extensible framework for multicore response time analysis," Real-Time Systems, vol. 54, no. 3, pp. 607--661, 2018.
[3]
S. A. Rashid, G. Nelissen, D. Hardy, B. Akesson, I. Puaut, and E. Tovar, "Cache-persistence-aware response-time analysis for fixed-priority preemptive systems," in ECRTS, 2016, pp. 262--272.
[4]
S. A. Rashid, G. Nelissen, S. Altmeyer, R. I. Davis, and E. Tovar, "Integrated analysis of cache related preemption delays and cache persistence reload overheads," in RTSS. IEEE, 2017, pp. 188--198.
[5]
S. Hahn, J. Reineke, and R. Wilhelm, "Towards compositionality in execution time analysis-definition and challenges," in CRTS, 2013.
[6]
C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," JACM, vol. 20, no. 1, pp. 46--61, 1973.
[7]
S. Altmeyer, R. I. Davis, and C. Maiza, "Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems," in RTSS, 2011, pp. 261--271.
[8]
M. Lv, N. Guan, J. Reineke, R. Wilhelm, and W. Yi, "A survey on static cache analysis for real-time systems," LITES, vol. 3, no. 1, pp. 05--1, 2016.
[9]
J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, "The Mälardalen WCET benchmarks - past, present and future," B. Lisper, Ed. Brussels, Belgium: OCG, Jul. 2010, pp. 137--147.
[10]
S. A. Rashid, G. Nelissen, and E. Tovar, "Trading between intra-and inter-task cache interference to improve schedulability." in RTNS, 2018, pp. 125--136.
[11]
E. Bini and G. C. Buttazzo, "Measuring the performance of schedulability tests," Real-Time Systems, vol. 30, no. 1-2, pp. 129--154, 2005.
[12]
A. Bastoni, B. Brandenburg, and J. Anderson, "Cache-related preemption and migration delays: Empirical approximation and impact on schedulability," Proceedings of OSPERT, pp. 33--44, 2010.
[13]
S. Schliecker and R. Ernst, "Real-time performance analysis of multi-processor systems with shared memory," TECS, vol. 10, no. 2, p. 22, 2010.
[14]
T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury, "Static analysis of multi-core tdma resource arbitration delays," Real-Time Systems, vol. 50, no. 2, pp. 185--229, 2014.
[15]
S. Chattopadhyay, A. Roychoudhury, and T. Mitra, "Modeling shared cache and bus in multi-cores for timing analysis," in SCOPES. ACM, 2010, p. 6.
[16]
D. Dasari, B. Andersson, V. Nelis, S. M. Petters, A. Easwaran, and J. Lee, "Response time analysis of cots-based multicores considering the contention on the shared memory bus," in TrustCom. IEEE, 2011, pp. 1068--1075.
[17]
D. Dasari, V. Nelis, and B. Akesson, "A framework for memory contention analysis in multi-core platforms," Real-Time Systems, vol. 52, no. 3, pp. 272--322, 2016.
[18]
W.-H. Huang, J.-J. Chen, and J. Reineke, "Mirror: symmetric timing analysis for real-time tasks on multicore platforms with shared resources," in DAC. ACM, 2016, p. 158.
Index Terms
- Cache persistence-aware memory bus contention analysis for multicore systems
Index terms have been assigned to the content through auto-classification.
Recommendations
Effective cache prefetching on bus-based multiprocessors
Compiler-directed cache prefetching has the potential to hide much of the high memory latency seen by current and future high-performance processors. However, prefetching is not without costs, particularly on a shared-memory multiprocessor. Prefetching ...
Thread-Aware Adaptive Prefetcher on Multicore Systems: Improving the Performance for Multithreaded Workloads
Most processors employ hardware data prefetching techniques to hide memory access latencies. However, the prefetching requests from different threads on a multicore processor can cause severe interference with prefetching and/or demand requests of ...
Reshaping cache misses to improve row-buffer locality in multicore systems
PACT '13: Proceedings of the 22nd international conference on Parallel architectures and compilation techniquesOptimizing cache locality has always been important since the emergence of caches, and numerous cache locality optimization schemes have been published in compiler literature. However, in modern architectures, cache locality is not the only factor that ...
Comments
Information & Contributors
Information
Published In
Sponsors
In-Cooperation
- EDAA: European Design Automation Association
- EDAC: Electronic Design Automation Consortium
- IEEE CEDA
- The Russian Academy of Sciences: The Russian Academy of Sciences
- ECSI: European Electronic Chips & Systems design Initiative
Publisher
EDA Consortium
San Jose, CA, United States
Publication History
Published: 26 June 2020
Check for updates
Qualifiers
- Research-article
Conference
DATE '20
Sponsor:
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 30Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)0
Reflects downloads up to 28 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in