Dual rail static CMOS architecture for wave pipelining
Abstract
References
Recommendations
Multiple-Valued Arithmetic Integrated Circuits Based on 1.5V-Supply Dual-Rail Source-Coupled Logic
ISMVL '95: Proceedings of the 25th International Symposium on Multiple-Valued LogicAbstract: This paper presents a new multiple-valued current-mode MOS integrated circuit for high-speed arithmetic systems with a low supply voltage. The use of a multiple-valued source-coupled logic circuit with dual-rail complementary inputs makes a ...
Analysis and reduction of glitches in synchronous networks
EDTC '95: Proceedings of the 1995 European conference on Design and TestThe influence of transition activity on dynamic power dissipation is analysed by examining three components: dissipation in combinational logic, flipflops and clock line. Transition activity is analysed by making a distinction between useful transitions ...
Circuit optimization for minimisation of power consumption under delay constraint
VLSID '95: Proceedings of the 8th International Conference on VLSI DesignWe address the problem of optimization of VLSI circuits to minimize power consumption while meeting performance goals. We present a method of estimating power consumption of a basic or complex CMOS gate which takes the internal capacitances of the gate ...
Comments
Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0