Article

Advanced Data Layout Optimization for Multimedia Applications

Authors:

Chidamber Kulkarni,

Francky Catthoor,

Hugo De ManAuthors Info & Claims

IPDPS '00: Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing

Pages 186 - 193

Published: 01 May 2000 Publication History

Abstract

No abstract available.

References

[1]

P. Baglietto, M. Maresca and M. Migliardi, "Image processing on high-performance RISC systems", Proc. of the IEEE , vol. 84, no. 7, pp.917-929, july 1996.

Google Scholar

[2]

D.C. Burger, J.R. Goodman and A. Kagi, "The declining effectiveness of dynamic caching for general purpose multiprocessor", Technical Report , University of Wisconsin, Madison, no. 1261, 1995.

Google Scholar

[3]

E. De Greef, "Storage size reduction for multimedia applications", Doctoral Dissertation , Dept. of EE, K.U.Leuven, January 1998.

Google Scholar

[4]

F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, A. Vandecappelle, "Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design", ISBN 0-7923-8288-9, Kluwer Acad. Publ., Boston, 1998.

Crossref

Google Scholar

[5]

S. Gupta, M. Miranda, F. Catthoor, R. Gupta, "Analysis of high-level address code transformations", In proc. of design automation and test in europe (DATE) conference, Paris, March 2000.

Crossref

Google Scholar

[6]

M. Kandemir, J. Ramanujam, A. Choudhary, "Improving cache locality by a combination of loop and data transformations", IEEE trans. on computers , vol. 48, no. 2, pp. 159-167, 1999.

Crossref

Google Scholar

[7]

C. Kulkarni, F. Catthoor, H. De Man, "Code transformations for low power caching in embedded multimedia processors,", Intnl. Parallel Proc. Symp.(IPPS/SPDP) , Orlando FL, pp.292-297, April 1998.

Crossref

Google Scholar

[8]

D. Kulkarni and M. Stumm, "Linear loop transformations in optimizing compilers for parallel machines", The Australian computer journal , pp.41-50, may 1995.

Google Scholar

[9]

M. Lam, E. Rothberg and M. Wolf, "The cache performance and optimizations of blocked algorithms", In Proc. 6th Intnl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV) , pp.63-74, Santa Clara, Ca., 1991.

Crossref

Google Scholar

[10]

C.L. Lawson and R.J. Hanson, "Solving least squares problems", Classics in applied mathematics , SIAM, Philadelphia, 1995.

Google Scholar

[11]

N. Manjikian and T. Abdelrahman, "Array data layout for reduction of cache conflicts", Intl. Conference on Parallel and Distributed Computing Systems , 1995.

Google Scholar

[12]

K.S. McKinley and O. Temam, "A quantitative analysis of loop nest locality", Proc. of 8th Intnl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII) , Boston, MA, October 1996.

Crossref

Google Scholar

[13]

G.L. Nemhauser, L.A. Wolsey, "Integer and Combinatorial Optimization", J. Wiley & Sons, New York, N.Y., 1988.

Crossref

Google Scholar

[14]

P.R. Panda, N.D. Dutt and A. Nicolau, "Memory data organization for improved cache performance in embedded processor applications", In Proc. ISSS-96 , pp.90- 95, La Jolla, Ca., Nov 1996.

Crossref

Google Scholar

[15]

P.R. Panda, H. Nakamura, N.D. Dutt and A. Nicolau, "Augmented loop tiling with data alignment for improved cache performance", IEEE trans. on computers , vol. 48, no. 2, pp. 142-149, 1999.

Crossref

Google Scholar

[16]

D.A. Patterson and J.L. Hennessy, "Computer architecture A quantitative approach", Morgan Kaufmann Publishers Inc. , San Francisco, 1996.

Crossref

Google Scholar

Cited By

View all

Sharma NPanda PCatthoor FRaghavan PAa T(2015)Array Interleaving—An Energy-Efficient Data Layout TransformationACM Transactions on Design Automation of Electronic Systems10.1145/274787520:3(1-26)Online publication date: 24-Jun-2015
https://dl.acm.org/doi/10.1145/2747875
Sinkarovs AScholz SGrelck CHenglein FAcar UBerthold J(2013)Semantics-preserving data layout transformations for improved vectorisationProceedings of the 2nd ACM SIGPLAN workshop on Functional high-performance computing10.1145/2502323.2502332(59-70)Online publication date: 23-Sep-2013
https://dl.acm.org/doi/10.1145/2502323.2502332
Ding WZhang YLiu JKandemir MPhillips JHu AGraeb H(2011)Optimizing data locality using array tilingProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132359(142-149)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132359
Show More Cited By

Recommendations

Intelligent multimedia layout: A reference architecture for the constraint-based spatial layout of multimedia presentations

With increases in the complexity and dynamics of multimedia information communicated by current applications, there arises a corresponding need towards a standard technology for intelligent multimedia interfaces. In this article, we address those ...
A Reduction of Grid-Bag Layout to Auckland Layout
ASWEC '10: Proceedings of the 2010 21st Australian Software Engineering Conference

Many major programming platforms support layout managers in Grid-bag style, where GUI elements can be placed on a rectangular grid. In Grid-bag layout mangers, cells of the underlying grid can be merged in order to create more complex layouts. In this ...
Graph-Optimization Techniques for IC Layout and Compaction

This paper describes a new approach for IC layout and compaction. The compaction problem is translated into a mixed integer-linear programming problem of a very special form. A graph-based optimization algorithm is used to solve the resulting problem. ...

Comments

Information & Contributors

Information

Published In

IPDPS '00: Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing

May 2000

1305 pages

ISBN:354067442X

Editor:
José D. P. Rolim

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 01 May 2000

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 28 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sharma NPanda PCatthoor FRaghavan PAa T(2015)Array Interleaving—An Energy-Efficient Data Layout TransformationACM Transactions on Design Automation of Electronic Systems10.1145/274787520:3(1-26)Online publication date: 24-Jun-2015
https://dl.acm.org/doi/10.1145/2747875
Sinkarovs AScholz SGrelck CHenglein FAcar UBerthold J(2013)Semantics-preserving data layout transformations for improved vectorisationProceedings of the 2nd ACM SIGPLAN workshop on Functional high-performance computing10.1145/2502323.2502332(59-70)Online publication date: 23-Sep-2013
https://dl.acm.org/doi/10.1145/2502323.2502332
Ding WZhang YLiu JKandemir MPhillips JHu AGraeb H(2011)Optimizing data locality using array tilingProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132359(142-149)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132359
Rabbah RPalem K(2003)Data remapping for design space optimization of embedded memory systemsACM Transactions on Embedded Computing Systems10.1145/643470.6434742:2(186-218)Online publication date: 1-May-2003
https://dl.acm.org/doi/10.1145/643470.643474
Palem KRabbah RMooney VKorkmaz PPuttaswamy K(2002)Design space optimization of embedded memory systems via data remappingACM SIGPLAN Notices10.1145/566225.51383637:7(28-37)Online publication date: 19-Jun-2002
https://dl.acm.org/doi/10.1145/566225.513836
Palem KRabbah RMooney VKorkmaz PPuttaswamy KMarwedel PDevadas S(2002)Design space optimization of embedded memory systems via data remappingProceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems10.1145/513829.513836(28-37)Online publication date: 19-Jun-2002
https://dl.acm.org/doi/10.1145/513829.513836
Unsal OAshok RKoren IKrishna CMoritz CPatt YFisher JFaraboschi PSkadron K(2001)Cool-cache for hot multimediaProceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture10.5555/563998.564033(274-283)Online publication date: 1-Dec-2001
https://dl.acm.org/doi/10.5555/563998.564033
Kulkarni CGhez CMiranda MCatthoor Fde Man H(2001)Cache conscious data layout organization for embedded multimedia applicationsProceedings of the conference on Design, automation and test in Europe10.5555/367072.367849(686-693)Online publication date: 13-Mar-2001
https://dl.acm.org/doi/10.5555/367072.367849
Miranda MGhez CKulkarni CCatthoor FVerkest DHermida RAboulhamid E(2001)Systematic speed-power memory data-layout exploration for cache controlled embedded multimedia applicationsProceedings of the 14th international symposium on Systems synthesis10.1145/500001.500027(107-112)Online publication date: 30-Sep-2001
https://dl.acm.org/doi/10.1145/500001.500027
Dutt NNicolau ATomiyama HHalambi AGoto S(2001)New directions in compiler technology for embedded systems (embedded tutorial)Proceedings of the 2001 Asia and South Pacific Design Automation Conference10.1145/370155.370429(409-414)Online publication date: 30-Jan-2001
https://dl.acm.org/doi/10.1145/370155.370429
Show More Cited By

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Cited By

Recommendations

Intelligent multimedia layout: A reference architecture for the constraint-based spatial layout of multimedia presentations

A Reduction of Grid-Bag Layout to Auckland Layout

Graph-Optimization Techniques for IC Layout and Compaction

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations