Cited By
View all- Bouyssounouse BSifakis J(2005)Low power engineeringEmbedded Systems Design10.5555/2137690.2137724(450-478)Online publication date: 1-Jan-2005
A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors
Authors: 
Murali Jayapala, Francisco Barat, Pieter Op de Beeck, Francky Catthoor, Geert Deconinck, Henk CorporaalAuthors Info & Claims
Murali Jayapala, Francisco Barat, Pieter Op de Beeck, Francky Catthoor, Geert Deconinck, Henk CorporaalAuthors Info & ClaimsAbstract
In the current embedded processors for media applications, up to 30% of the total processor power is consumed in the instruction memory hierarchy. In this context, we present an inherently low energy clustered instruction memory hierarchy template. Small instruction memories are distributed over groups of functional units and the interconnects are localized in order to minimize energy consumption. Furthermore, we present a simple profile based algorithm to optimally synthesize the L0 clusters, for a given application. Using a few representative multimedia benchmarks we show that up to 45% of the L0 buffer energy can be reduced using our clustering approach.
References
[1]
R. S. Bajwa, et al., "Instruction Buffering to Reduce Power in Processors for Signal Processing", IEEE Transactions on VLSI systems, vol 5, no 4, Dec 1997.
[2]
N. Bellas, et al., "Architectural and Compiler Support for Energy Reduction in Memory Hierarchy of High Performance Microprocessors", ISLPED 1998.
[3]
L. H. Lee, et al., "Instruction Fetch Energy Reduction Using Loop Caches For Applications with Small Tight Loops", ISLPED 1999.
[4]
M. Jacome, et al., "Design Challenges for New Application Specific Processors", Special Issue System Design of Embedded Systems, IEEE Design & Test of Computers, April-June 2000.
[5]
M. Jacome, et al., "Exploring Performance Tradeoffs for Clustered VLIW ASIPs", ICCAD, November 2000.
[6]
Texas Instruments Inc, Technical Report, "TMS3206000 Power Consumption Summary", http://www.ti.com
[7]
Texas Instruments Inc, "TMS320C6000 CPU and Instruction Set Reference Guide", http://www.ti.com
[8]
M. Jayapala, et al., "Loop Cache (Buffer) Organization: Energy Analysis and Partitioning", Technical Report K.U. Leuven/ESAT, 22 Jan 2002.
[9]
A. Wolfe, et al., "Datapath Design for a VLIW Video Signal Processor", IEEE Symposium on High-Performance Computer Architecture (HPCA '97).
[10]
S. Kim, et al., "Power-aware Partitioned Cache Architectures", ISLPED 2001.
[11]
M. Huang, et al., "L1 Data Cache Decomposition for Energy Efficiency", ISLPED 2001.
[12]
Trimaran, An Infrastructure for Research in Instruction-Level Parallelism, 1999. http://www.trimaran.org
[13]
Ching-Long Su, et al., "Cache Design Trade-offs for Power and Performance Optimization: A Case Study", ISLPED 1995.
[14]
L. Nachtergaele, V. Tiwari and N. Dutt, "System and Architectural-Level Power Reduction of Microprocessor-based Communication and Multimedia Applications", ICCAD 2000.
[15]
D. Brooks, et al., "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations", ISCA 2000.
[16]
S.J.E. Wilton and N.P. Jouppi, "CACTI: an enhanced cache access and cycle time model", IEEE Journal of Solid-State Circuits, 31(5):677-688, 1996.
[17]
P. Petrov and A. Orailoglu, "Power Efficient Embedded Processor IPs through Application-Specific Tag Compression in Data Caches", Design and Test in Europe Conf (DATE), April 2002.
Index Terms
- A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors
Index terms have been assigned to the content through auto-classification.
Recommendations
An evaluation of speculative instruction execution on simultaneous multithreaded processors
Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Kilo-Instruction Processors: Overcoming the Memory Wall
Kilo-instruction processors are a new type of out-of-order superscalar processor that overlaps long memory access delays by maintaining thousands of in-flight instructions, in a scalable, efficient manner.
Comments
Information & Contributors
Information
Published In
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Published: 11 September 2002
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 01 Sep 2024
Other Metrics
Citations
Cited By
View all- Bouyssounouse BSifakis J(2005)Low power engineeringEmbedded Systems Design10.5555/2137690.2137724(450-478)Online publication date: 1-Jan-2005
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in