Article

Towards Totally Self-Checking Delay-Insensitive Systems

Authors:

S. J. Piestrak,

T. NanyaAuthors Info & Claims

FTCS '95: Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing

Page 228

Published: 27 June 1995 Publication History

Publisher Site

Abstract

No abstract available.

References

[1]

A. J. Martin et al., "The design of an asynchronous microprocessor," in Proc. 1989 Decennial Caltech Conf., MIT Press, Cambridge, MA, 1989, pp. 351- 373.

Digital Library

Google Scholar

[2]

T. Nanya et al., "TITAC: Design of a quasi-delay-insensitive microprocessor," IEEE Design and Test, Sp. Issue on Asynchronous Circuits and Systems, vol. 11, pp. 50-63, No.2, 1994.

Digital Library

Google Scholar

[3]

IEEE Design and Test, Sp. Issue on Asynchronous Circuits and Systems, vol. 11, Nos. 2 and 3, 1994.

Google Scholar

[4]

R. Horst et al., "The risk of data corruption in microprocessor-based systems," in Dig. Pap. 29th Int. FTC Symp., Toulouse, France, June 1993, pp. 576- 585.

Google Scholar

[5]

A. J. Martin, "The limitations to delay-insensitivity in asynchronous circuits," in Proc. Conference on Advanced Research in VLSI: 6th MIT Conf., MIT Press, Cambridge, MA, 1990, pp. 263-278.

Digital Library

Google Scholar

[6]

D. B. Armstrong et al., "Design of asynchronous circuits assuming unbounded gate delays," IEEE Trans. Comput., vol. C-18, pp. 1110-1120, Dec. 1969.

Digital Library

Google Scholar

[7]

I. David et al., "An efficient implementation of Boolean functions as self-timed circuits," IEEE Trans. Comput., vol. 41, pp. 2-11, Jan. 1992.

Digital Library

Google Scholar

[8]

T. Nanya and M. Kuwako, "On signal transition causality for self-timed implementation of Boolean functions," in Proc. 26th Annual Hawaii Int. Conf., vol. 1, Wailea, Hawaii, Jan. 5-8, 1993, pp. 359-368.

Google Scholar

[9]

V. I. Varshavsky (Ed.), Self-Timed Control of Concurrent Processes, Kluwer Acad. Publ., Norwell, MA, 1990 (Russian edition 1986).

Google Scholar

[10]

A. J. Martin and P. J. Hazewindus, "Testing delay-insensitive circuits," in Proc. Conference on Advanced Research in VLSI: UC Santa Cruz, C. Séquin, Ed., MIT Press, 1991, Cambridge, MA, pp. 118-132.

Digital Library

Google Scholar

[11]

P. J. Hazewindus, "Testing delay-insensitive circuits," Ph. D. thesis, Calif. Inst. Technol., Pasadena, CA, 1992.

Digital Library

Google Scholar

[12]

P. A. Beerel and T. H.-Y. Meng, "Semi-modularity and testability of speed-independent circuits," Integration, the VLSI J., vol. 13, pp. 301-322, Sept. 1992.

Digital Library

Google Scholar

[13]

M. Roncken and R. Saeijs, "Linear test times for delay-insensitive circuits: A compilation strategy," in Proc. IFIP Working Conf. on Asynchronous Design Methodologies (A-28), Manchester, UK, 1993, Elsevier Sci. Publ., pp. 13-27.

Digital Library

Google Scholar

[14]

L. Lavagno, M. Kishinevsky, and A. Lioy, "Testing redundant-asynchronous circuits," Techn. Rep. ID-TR: 1999-124, Technical Univ. of Denmark, Oct. 1993.

Google Scholar

[15]

T. Nanya, "Challenges to dependable asynchronous processor design," in Logic Synthesis and Optimization, Kluwer, Norwell, MA, 1993, Ch. 9, pp. 191-213.

Google Scholar

[16]

D. A. Rennels and H. Kim, "Concurrent detection in self-timed VLSI," in Dig. Pap. 24th Int. FTC Symp., Austin, TX, June 1994, pp. 96-105.

Google Scholar

[17]

A. Yakovlev, "Structural techniques for fault-masking in asynchronous interfaces," lEE Proc.-E, vol. 140, pp. 81-91, March 1992.

Google Scholar

[18]

W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," in Proc. IFIP Conf., Edinburgh, Scotland, Aug. 1968, pp. 878-883.

Google Scholar

[19]

D. A. Anderson and G. Metze, "Design of totally self-checking check circuits for m-out-of-n codes," IEEE Trans. Comput., vol. C-22, pp. 263-269, March 1973.

Digital Library

Google Scholar

[20]

M. J. Ashjaee and S. M. Reddy, On totally self-checking checkers for separable codes," IEEE Trans. Comput., vol. C-26, pp. 737-744, Aug. 1977.

Digital Library

Google Scholar

[21]

J. E. Smith, "The design of totally self-checking check circuits for a class of unordered codes," J. Des. Autom. Fault-Tolerant Comput., vol. 2, pp. 321-342, Oct. 1977.

Google Scholar

[22]

M. Diaz et al., "Unified design of self-checking and fail-safe combinational circuits and sequential machines," IEEE Trans. Comput., vol. C-28, pp. 276- 281, March 1979.

Digital Library

Google Scholar

[23]

S. J. Piestrak, "PLA implementation of totally self-checki ng circuits using m-out-of-n codes," in Proc. ICCD '85, Port Chester, N.Y., Oct. 1-3, 1985, pp. 777- 781.

Google Scholar

[24]

S. J. Piestrak, "Design of high-speed and cost-effective self-testing checkers for low-cost arithmetic codes," IEEE Trans. Comput., vol. C-39, pp. 360-374, March 1990.

Digital Library

Google Scholar

[25]

D. L. Tao et al., "A general technique for designing totally self-checking checker for 1-out-of-n code with minimum gate delay," IEEE Trans. Comput., vol. 41, pp. 881-886, July 1992.

Digital Library

Google Scholar

[26]

S. J. Piestrak, "General design principles of self-testing code-disjoint PLA's," Proc. ATS'99 - 2nd Asian Test Symp., Beijing, China, Nov. 18-19, 1993, pp. 287-292.

Google Scholar

[27]

S. J. Piestrak, "General design principles of totally self-checking code-disjoint inverter-free PLA's," submitted.

Google Scholar

[28]

S. J. Piestrak, "Design of minimal-level PLA self-testing checkers for m-out-of-n codes," submitted.

Google Scholar

[29]

S. J. Piestrak, "Design of TSC code-disjoint inverter-free PLA's for separable unordered codes," in Proc. ICCD'94, Cambridge, MA, Oct. 1994, pp. 128-131.

Digital Library

Google Scholar

[30]

S. J. Piestrak, "Design of fast self-testing checkers for Berger codes," IEEE Transactions on Computers vol. C-36, pp. 629-634, May 1987.

Digital Library

Google Scholar

Cited By

View all

Balasubramanian PEdwards DToms W(2012)Redundant logic insertion and latency reduction in self-timed addersVLSI Design10.1155/2012/5753892012(10-10)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/575389
Agyekum MNowick SDe Micheli GAl-Hashimi BMueller WMacii E(2010)An error-correcting unordered code and hardware support for robust asynchronous global communicationProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871110(765-770)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871110
Almukhaizim SMakris Y(2007)Concurrent Error Detection Methods for Asynchronous Burst-Mode MachinesIEEE Transactions on Computers10.1109/TC.2007.102556:6(785-798)Online publication date: 1-Jun-2007
https://dl.acm.org/doi/10.1109/TC.2007.1025
Show More Cited By

Index Terms

Towards Totally Self-Checking Delay-Insensitive Systems
1. Networks
  1. Network performance evaluation

Recommendations

Concurrent Delay Testing in Totally Self-Checking Systems
Special issue on On-line testing

Prompt detection of even small delay faults, sometimes before causing critical paths to fail, gains importance since stricter test quality requirements for high performance and high density VLSI circuits have to be satisfied in critical applications. ...
A Theory of Totally Self-Checking System Design

A totally self-checking digital system uses error detecting codes at subsystem interfaces to detect faults before they can lead to harmful undetected errors. This paper develops a formal model for studying totally self-checking systems.
The Design of Totally Self-Checking TMR Fault-Tolerant Systems

A totally self-checking triple modular redundancy (TSC-TMR) system consists of a conventional TMR system monitored by a TSC circuit with two outputs indicating information errors and internal faults. The internal fault indication is independent of the ...

Comments

Information & Contributors

Information

Published In

FTCS '95: Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing

June 1995

Publisher

IEEE Computer Society

United States

Publication History

Published: 27 June 1995

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Balasubramanian PEdwards DToms W(2012)Redundant logic insertion and latency reduction in self-timed addersVLSI Design10.1155/2012/5753892012(10-10)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/575389
Agyekum MNowick SDe Micheli GAl-Hashimi BMueller WMacii E(2010)An error-correcting unordered code and hardware support for robust asynchronous global communicationProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871110(765-770)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871110
Almukhaizim SMakris Y(2007)Concurrent Error Detection Methods for Asynchronous Burst-Mode MachinesIEEE Transactions on Computers10.1109/TC.2007.102556:6(785-798)Online publication date: 1-Jun-2007
https://dl.acm.org/doi/10.1109/TC.2007.1025
Almukhaizim SMakris Y(2005)Concurrent Error Detection in Asynchronous Burst-Mode ControllersProceedings of the conference on Design, Automation and Test in Europe - Volume 210.1109/DATE.2005.101(1272-1277)Online publication date: 7-Mar-2005
https://dl.acm.org/doi/10.1109/DATE.2005.101

Abstract

References

Cited By

Index Terms

Recommendations

Concurrent Delay Testing in Totally Self-Checking Systems

A Theory of Totally Self-Checking System Design

The Design of Totally Self-Checking TMR Fault-Tolerant Systems

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations