Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/882452.874346acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
Article

Reducing Test Application Time Through Test Data Mutation Encoding

Published: 04 March 2002 Publication History

Abstract

In this paper we propose a new compression algorithmgeared to reduce the time needed to test scan-based designs.Our scheme ompresses the test vector set by encoding thebits that need to be flipped in the current test data slice inorder to obtain the mutated subsequent test data slice. Exploitation of the overlap in the encoded data by effectivetraversal search algorithms results in drastic overall compression.The technique we propose an be utilized as notonly a stand-alone technique but also an be utilized ontest data already compressed,extracting even further compression.The performance of the algorithm is mathematically analyzed and its merits experimentally confirmed onthe larger examples of the ISCAS '89 benchmark ircuits.

Cited By

View all
  • (2011)Test-data volume and scan-power reduction with low ATE interface for multi-core SoCsProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132489(747-754)Online publication date: 7-Nov-2011
  • (2011)Capture-power-aware test data compression using selective encodingIntegration, the VLSI Journal10.1016/j.vlsi.2011.01.00544:3(205-216)Online publication date: 1-Jun-2011
  • (2010)Test data compression using efficient bitmask and dictionary selection methodsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.202411618:9(1277-1286)Online publication date: 1-Sep-2010
  • Show More Cited By
  1. Reducing Test Application Time Through Test Data Mutation Encoding

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DATE '02: Proceedings of the conference on Design, automation and test in Europe
    March 2002
    1072 pages
    ISBN:0769514715

    Sponsors

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 04 March 2002

    Check for updates

    Qualifiers

    • Article

    Conference

    DATE02
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 518 of 1,794 submissions, 29%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 03 Sep 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2011)Test-data volume and scan-power reduction with low ATE interface for multi-core SoCsProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132489(747-754)Online publication date: 7-Nov-2011
    • (2011)Capture-power-aware test data compression using selective encodingIntegration, the VLSI Journal10.1016/j.vlsi.2011.01.00544:3(205-216)Online publication date: 1-Jun-2011
    • (2010)Test data compression using efficient bitmask and dictionary selection methodsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.202411618:9(1277-1286)Online publication date: 1-Sep-2010
    • (2009)LFSR-based test-data compression with self-stoppable seedsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874975(1482-1487)Online publication date: 20-Apr-2009
    • (2008)State skip LFSRsProceedings of the conference on Design, automation and test in Europe10.1145/1403375.1403488(474-479)Online publication date: 10-Mar-2008
    • (2008)Multilevel-Huffman test-data compression for IP cores with multiple scan chainsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2008.200044816:7(926-931)Online publication date: 1-Jul-2008
    • (2007)A multilayer data copy test data compression scheme for reducing shifting-in power for multiple scan designIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2007.89923215:7(767-776)Online publication date: 1-Jul-2007
    • (2007)Embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuitIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2007.89365215:5(531-540)Online publication date: 1-May-2007
    • (2006)Improving linear test data compressionIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2006.88641714:11(1227-1237)Online publication date: 1-Nov-2006
    • (2006)Survey of Test Vector Compression TechniquesIEEE Design & Test10.1109/MDT.2006.10523:4(294-303)Online publication date: 1-Jul-2006
    • Show More Cited By

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media