Article

SAPP: scalable and adaptable peak power management in nocs

Authors:

Praveen S. Bhojwani,

Rabi N. MahapatraAuthors Info & Claims

ISLPED '07: Proceedings of the 2007 international symposium on Low power electronics and design

Pages 340 - 345

https://doi.org/10.1145/1283780.1283852

Published: 27 August 2007 Publication History

Abstract

To address peak power concerns in networks-on-chip (NoCs), dynamic peak power management schemes that handle varying power requirements are essential. Previous schemes use deterministic peak power budget management techniques that do not scale or adapt efficiently to changing power budget requirements. Using a non-deterministic and independent approach, this research proposes SAPP, a Scalable and Adaptable Peak Power management technique for NoCs. Evaluation of SAPP on uniform and non-uniform varying injection loads demonstrates flit latency and effective throughput improvements averaging 47% and 36%, respectively. Efficient power budget utilization makes SAPP an ideal technique for peak power management in NoCs under varying traffic patterns.

References

[1]

L. Shang, L.-S. Peh, and N. K. Jha, "PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Designs vol. 25, 2006, pp. 92--110.

Digital Library

[2]

L.-T. Yeh and R. C. Chu, Thermal Management of Microelectronic Equipment: Heat Transfer Theory, Analysis Methods, and Design Practices. New York, NY: ASME Press, 2002.

[3]

V. Raghunathan, M. B. Srivastava, and R. K. Gupta, "A survey of techniques for energy efficient on-chip communication," in Proc. IEEE Design Automation Conference (DAC), 2003.

Digital Library

[4]

S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb, "The Alpha 21364 Network Architecture," IEEE Micro vol. 22, 2002, pp. 26--35.

Digital Library

[5]

H. Wang, L.-S. Peh, and S. Malik, "Power-driven Design of Router Microarchitectures in On-chip Networks " in Proc. 36th Annual IEEE/ACM Intl Symp on Microarchitecture 2003.

Digital Library

[6]

P. Bhojwani, R. Mahapatra, E. J. Kim, and T. Chen, "A heuristic for peak power constrained design of network-on-chip NoC) based multimode systems," in Proc. 18th Intl Conf on VLSI Design, 2005, pp. 124--129.

Digital Library

[7]

Y. Jin, E. J. Kim, and K. H. Yum, "Peak Power Control for a QoS Capable On-Chip Network," in Proc. Intl. Conf. on Parallel Processing, 2005, pp. 585--592.

Digital Library

[8]

L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer vol. 35, 2002, pp. 70--78.

Digital Library

[9]

P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," in Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), Paris, 2000, pp. 250--256.

Digital Library

[10]

S. Kumar, A. Jantsch, J. P. Soininen, M. Forsell, M. Millberg, et al., "A network on chip architecture and design methodology," in Proc. IEEE Computer Society Annual Symposium on VLSI, 2002, pp. 105--112.

Digital Library

[11]

B. Towles and W. J. Dally, "Route packets, not wires: on-chip interconnection networks," in Proc. Design Automation Conference (DAC), 2001, pp. 684--689.

Digital Library

[12]

P. Bhojwani and R. Mahapatra, "Core network interface architecture and latency constrained on-chip communication," in Proc. Intl Symposium on Quality Electronic Devices (ISQED), San Jose, 2006, pp. 358--363.

Digital Library

[13]

T. Dumitras, S. Kerner, and R. Marculescu, "Towards on-chip fault-tolerant communication," in Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), 2003.

Digital Library

[14]

T. T. Ye, G. De Micheli, and L. Benini, "Analysis of power consumption on switch fabrics in network routers," in Proc. Design Automation Conference (DAC), 2002, pp. 524--529.

Digital Library

[15]

NoCSim, http://research.cs.tamu.edu/codesign/nocsim.

Cited By

Jiang ZYang KMa YFisher NAudsley NDong Z(2023)Towards Hard Real-Time and Energy-Efficient Virtualization for Many-Core Embedded SystemsIEEE Transactions on Computers10.1109/TC.2022.320711572:1(111-126)Online publication date: 1-Jan-2023
https://doi.org/10.1109/TC.2022.3207115
Haj-Yahya JAlser MKim JYağlıkçı AVijaykumar NRotem EMutlu OMartínez JDuato JEeckhout L(2020)SysScaleProceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture10.1109/ISCA45697.2020.00029(227-240)Online publication date: 30-May-2020
https://dl.acm.org/doi/10.1109/ISCA45697.2020.00029
Wang XTengfei Wang Mak TYang MJiang YDaneshtalab M(2015)Fine-grained runtime power budgeting for networks-on-chipThe 20th Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2015.7058998(160-165)Online publication date: Jan-2015
https://doi.org/10.1109/ASPDAC.2015.7058998
Show More Cited By

Index Terms

SAPP: scalable and adaptable peak power management in nocs
1. Hardware
  1. Robustness

Recommendations

MIRA: A Multi-layered On-Chip Interconnect Router Architecture

Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron technology. However, almost all prior studies have focused on 2D NoC designs. ...
MIRA: A Multi-layered On-Chip Interconnect Router Architecture
ISCA '08: Proceedings of the 35th Annual International Symposium on Computer Architecture

Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron technology. However, almost all prior studies have focused on 2D NoC designs. ...
Streamlined network-on-chip for multicore embedded architectures
ARCS'12: Proceedings of the 25th international conference on Architecture of Computing Systems

MPSoCs are becoming complex systems incorporating a large number of compute cores as well as various accelerators and application specific units. To handle the communication in MPSoCs, the Network-on-Chip (NoC) concept has been proposed as a versatile ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '07: Proceedings of the 2007 international symposium on Low power electronics and design

August 2007

432 pages

ISBN:9781595937094

DOI:10.1145/1283780

General Chairs:
Diana Marculescu
Carnegie Mellon University
,
Anand Raghunathan
NEC Laboratories America
,
Program Chairs:
Ali Keshavarzi
Intel Corporation
,
Vijaykrishnan Narayanan
Penn State University

Copyright © 2007 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 27 August 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ISLPED07

Sponsor:

ISLPED07: International Symposium on Low Power Electronics and Design

August 27 - 29, 2007

OR, Portland, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
217
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Jiang ZYang KMa YFisher NAudsley NDong Z(2023)Towards Hard Real-Time and Energy-Efficient Virtualization for Many-Core Embedded SystemsIEEE Transactions on Computers10.1109/TC.2022.320711572:1(111-126)Online publication date: 1-Jan-2023
https://doi.org/10.1109/TC.2022.3207115
Haj-Yahya JAlser MKim JYağlıkçı AVijaykumar NRotem EMutlu OMartínez JDuato JEeckhout L(2020)SysScaleProceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture10.1109/ISCA45697.2020.00029(227-240)Online publication date: 30-May-2020
https://dl.acm.org/doi/10.1109/ISCA45697.2020.00029
Wang XTengfei Wang Mak TYang MJiang YDaneshtalab M(2015)Fine-grained runtime power budgeting for networks-on-chipThe 20th Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2015.7058998(160-165)Online publication date: Jan-2015
https://doi.org/10.1109/ASPDAC.2015.7058998
Ogras UMarculescu ROgras UMarculescu R(2013)Literature SurveyModeling, Analysis and Optimization of Network-on-Chip Communication Architectures10.1007/978-94-007-3958-1_2(9-32)Online publication date: 13-Mar-2013
https://doi.org/10.1007/978-94-007-3958-1_2
Mandal SMahapatra R(2010)PowerAntz: Ant behavior inspired power budget distribution scheme for Network-on-Chip systemsMicroelectronics Journal10.1016/j.mejo.2010.05.00541:8(523-531)Online publication date: Aug-2010
https://doi.org/10.1016/j.mejo.2010.05.005
Marculescu ROgras UPeh LJerger NHoskote Y(2009)Outstanding research problems in NoC designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.201069128:1(3-21)Online publication date: 1-Jan-2009
https://dl.acm.org/doi/10.1109/TCAD.2008.2010691

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents