Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/1289816.1289824acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article

Predictable execution adaptivity through embedding dynamic reconfigurability into static MPSoC schedules

Published: 30 September 2007 Publication History

Abstract

Advances in semiconductor technologies have placed MPSoCs center stage as a standard architecture for embedded applications of ever increasing complexity. Because of real-time constraints, applications are usually statically parallelized and scheduled onto the target MPSoC so as to obtain predictable worst-case performance. However, both technology scaling trends and resource competition among applications have led to variations in the availability of resources during execution, thus questioning the dynamic viability of the initial static schedules. To eliminate this problem, in this paper we propose to statically generate a compact schedule with predictable response to various resource availability constraints. Such schedules are generated by adhering to a novel band structure, capable of spawning dynamically a regular reassignment upon resource variations. Through incorporating several soft constraints into the original scheduling heuristic, the proposed technique can furthermore exploit the inherent timing slack between dependent tasks, thus retaining the spatial and temporal locality of the original schedule. The efficacy of the proposed technique is confirmed by incorporating it into a widely adopted list scheduling heuristic, and experimentally verifying it in the context of single processor deallocations.

References

[1]
W. Wolf. The future of multiprocessor systems-on-chips. In Proc. 41st DAC, pages 681--685, June 2004.
[2]
S. Dutta, R. Jensen, and A. Rieckmann. Viper: A multiprocessor SoC for advanced set-top box and digital TV systems. IEEE Design and Test of Computers, 18(5):21--31, Sept. 2001.
[3]
M. A. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. IEEE Micro, 23(6):76--83, Nov. 2003.
[4]
International Technology Roadmap for Semiconductors (ITRS), 2005 Edition. Process integration, devices, and structures. http://www.itrs.net/Links/2005ITRS/PIDS2005.pdf
[5]
A. Radulescu and A. J. van Gemund. Low-Cost task scheduling for distributed-memory machines. IEEE Trans. on Parallel and Distributed Systems, 13(6):648--658, June 2002.
[6]
K. Albers and F. Slomka. Efficient feasibility analysis for real-time systems with EDF scheduling. In Proc. DATE'06, pages 492--497, 2005.
[7]
Y. Cho, S. Yoo, K. Choi, N.-E. Zergainoh, and A. A. Jerraya. Scheduler implementation in MP SoC design. In Proc. ASP-DAC, pages 151--156, Jan. 2005.
[8]
C. Gond, R. Melhem, and R. Gupta. Loop transformations for fault detection in regular loops on massively parallel systems. IEEE Trans. on Parallel and Distributed Systems, 7(12):1238--1249, Dec. 1996.
[9]
M. Chean and J. Fortes. The full-use-of-suitable-spares (FUSS) approach to hardware reconfiguration for fault-tolerant processor arrays. IEEE Trans. on Computers, 39(4):564--571, April 1990.
[10]
S. Chabridon and E. Gelenbe. Failure detection algorithms for a reliable execution of parallel programs. In 14th Int'l Symp. on Reliable Distributed Systems, pages 229--238, 1995.
[11]
P. Ranganathan, S. Adve, and N. P. Jouppi. Performance of image and video processing with general-purpose processors and media ISA extensions. In Proc. 26th ISCA, pages 124--135, May 1999.
[12]
C. Panis, U. Hirnschrott, A. Krall, G. Laure, W. Lazian, and J. Nurmi. FSEL -- selective predicated execution for a configurable DSP core. In Proc. ISVLSI'04, pages 317--320, Feb. 2004.
[13]
D. F. Zucker, R. B. Lee, and M. J. Flynn. Hardware and software cache prefetching techniques for MPEG benchmarks. IEEE Trans on Circuits and Systems for Video Technology, 10(5):782--796, Aug. 2000.
[14]
K. K. Yue and D. J. Lilja. An efffective processor allocation strategy for multiprogrammed shared-memory multiprocessors. IEEE Trans. on Parallel and Distributed Systems, 8(12):1246--1258, Dec. 1997.
[15]
Y.-K. Kwok and I. Ahmad. Dynamic critical-path scheduling: an effective technique for allocating task graphs to multiprocessors. IEEE Trans. on Parallel and Distributed Systems, 7(6):506--521, June 1996.
[16]
Y.-K. Kwok, I. Ahmad, and J. Gu. Fast: A low-complexity algorithm for efficient scheduling of DAGs on parallel processors. In Proc. Int'l Conf. Parallel Processing (ICCP), pages 155--157, Aug. 1996.
[17]
R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: Task graphs for free. In Proc. Workshop Hardware/Software Codesign, pages 97--101, 1998.

Cited By

View all
  • (2020)Partitioning and Scheduling with Module Merging on Dynamic Partial Reconfigurable FPGAsACM Transactions on Reconfigurable Technology and Systems10.1145/340370213:3(1-24)Online publication date: 21-Aug-2020
  • (2020)FPGADefenderACM Transactions on Reconfigurable Technology and Systems10.1145/340293713:3(1-31)Online publication date: 1-Sep-2020
  • (2020)Performance Evaluation of Application Mapping Approaches for Network-on-Chip DesignsIEEE Access10.1109/ACCESS.2020.29826758(63607-63631)Online publication date: 2020
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CODES+ISSS '07: Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
September 2007
284 pages
ISBN:9781595938244
DOI:10.1145/1289816
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 30 September 2007

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. adaptive execution
  2. multiprocessor task schedulihng
  3. reconfiguration

Qualifiers

  • Article

Conference

ESWEEK07
ESWEEK07: Third Embedded Systems Week
September 30 - October 3, 2007
Salzburg, Austria

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 22 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2020)Partitioning and Scheduling with Module Merging on Dynamic Partial Reconfigurable FPGAsACM Transactions on Reconfigurable Technology and Systems10.1145/340370213:3(1-24)Online publication date: 21-Aug-2020
  • (2020)FPGADefenderACM Transactions on Reconfigurable Technology and Systems10.1145/340293713:3(1-31)Online publication date: 1-Sep-2020
  • (2020)Performance Evaluation of Application Mapping Approaches for Network-on-Chip DesignsIEEE Access10.1109/ACCESS.2020.29826758(63607-63631)Online publication date: 2020
  • (2017)High-Performance Ideal Lattice-Based Cryptography on 8-Bit AVR MicrocontrollersACM Transactions on Embedded Computing Systems10.1145/309295116:4(1-24)Online publication date: 13-Jul-2017
  • (2017)Toward a Practical Regularity-based ModelACM Transactions on Embedded Computing Systems10.1145/309294516:4(1-25)Online publication date: 14-Aug-2017
  • (2017)Efficient Kernel Management on GPUsACM Transactions on Embedded Computing Systems10.1145/307071016:4(1-24)Online publication date: 26-May-2017
  • (2017)WCET-Aware Function-Level Dynamic Code Management on Scratchpad MemoryACM Transactions on Embedded Computing Systems10.1145/306338316:4(1-26)Online publication date: 11-May-2017
  • (2017)Exploiting Multiple Write Modes of Nonvolatile Main Memory in Embedded SystemsACM Transactions on Embedded Computing Systems10.1145/306313016:4(1-26)Online publication date: 11-May-2017
  • (2017)Lightweight Architectures for Reliable and Fault Detection Simon and Speck Cryptographic Algorithms on FPGAACM Transactions on Embedded Computing Systems10.1145/305551416:4(1-17)Online publication date: 11-May-2017
  • (2017)Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore PlatformACM Transactions on Embedded Computing Systems10.1145/305551216:4(1-24)Online publication date: 26-May-2017
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media