research-article

A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications

Authors:

Jin-Soo KimAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 7, Issue 4

Article No.: 38, Pages 1 - 23

https://doi.org/10.1145/1376804.1376806

Published: 01 August 2008 Publication History

Get Access

Abstract

In this article, a novel FTL (flash translation layer) architecture is proposed for NAND flash-based applications such as MP3 players, DSCs (digital still cameras) and SSDs (solid-state drives). Although the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, efficient algorithms of an FTL have a significant impact on performance as well as the lifetime. After the dominant parameters that affect the performance and endurance are categorized, the design space of the FTL architecture is explored based on a diverse workload analysis. With the proposed FTL architectural framework, it is possible to decide which configuration of FTL mapping parameters yields the best performance, depending on the differing characteristics of various NAND flash-based applications.

References

[1]

Ban, A. 1995. Flash file system. United States Patent, No. 5,404,485 (Apr.).

Google Scholar

[2]

Chang, L. P. and Kuo, T. W. 2002. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium.

Digital Library

Google Scholar

[3]

Chang, L. P. and Kuo, T. W. 2004. An efficient management scheme for large scale flash memory storage systems. In Proceedings of the ACM Symposium on Applied Computing (SAC). ACM, New York. 862--868.

Digital Library

Google Scholar

[4]

Chiang, M.-L., Lee, P. C. H., and Chang, R.-C. 1999. Using data clustering to improve cleaning performance for flash memory. Softw. Pract. Exp. 29, 3, 267--290.

Digital Library

Google Scholar

[5]

Gal, E. and Toledo, S. 2005. Algorithms and data structures for flash memories. ACM Comput. Surv. 37, 138--163.

Digital Library

Google Scholar

[6]

Hennessy, J. L., and Patterson, D. A. 2003. Computer Architecture: A Quantitative Approach 3rd Ed. Morgan Kaufmann, Burlington, MA.

Digital Library

Google Scholar

[7]

Kang, J. U., Jo, H., Kim, J. S., and Lee, J. 2006. A superblock-based flash translation layer for NAND flash memory. In Proceedings of the 6th ACM/IEEE Conference on Embedded Software (EMSOFT'06). Seoul, S. Korea.

Digital Library

Google Scholar

[8]

Kim, J. S., Kim, J. M., Noh, S. H., Min, S. L., and Cho, Y. K. 2002. A space-efficient flash translation layer for compact flash systems. IEEE Trans. Cons. Elect. 48, 366--375.

Digital Library

Google Scholar

[9]

Lee, S.-W., Park, D.-J., Chung, T.-S., Lee, D.-H., Park, S., and Song H.-J. 2006. A log buffer based flash translation layer using fully associative sector translation. ACM Trans. Embed. Comput. Syst.

Digital Library

Google Scholar

[10]

Min, S. L. 2004. Love/hate relationship between flash memory and microdrive for low-power portable storage. In 1st International Workshop on Power-Aware Real-Time Computing, Pisa, Italy.

Google Scholar

[11]

Samsung Electronics. 2005. NAND Flash Memory & Smart-Media Data Book.

Google Scholar

Cited By

View all

Shweta Ahmad H(2024)A Detailed Analysis of Issues with Solid-State DevicesRobotics and Automation in Industry 4.010.2174/9789815223491124010013(168-188)Online publication date: 13-Oct-2024
https://doi.org/10.2174/9789815223491124010013
Marcus RRashelbach ABen-Zur OLifshits PSilberstein M(2024)Space-efficient FTL for Mobile Storage via Tiny Neural NetsProceedings of the 17th ACM International Systems and Storage Conference10.1145/3688351.3689157(146-161)Online publication date: 16-Sep-2024
https://dl.acm.org/doi/10.1145/3688351.3689157
Min JZhao CLiu MKrishnamurthy A(2024)eZNS: Elastic Zoned Namespace for Enhanced Performance Isolation and Device UtilizationACM Transactions on Storage10.1145/365371620:3(1-41)Online publication date: 12-Apr-2024
https://dl.acm.org/doi/10.1145/3653716
Show More Cited By

Index Terms

A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications

Recommendations

A log buffer-based flash translation layer using fully-associative sector translation

Flash memory is being rapidly deployed as data storage for mobile devices such as PDAs, MP3 players, mobile phones, and digital cameras, mainly because of its low electronic power, nonvolatile storage, high performance, physical stability, and ...
A superblock-based flash translation layer for NAND flash memory
EMSOFT '06: Proceedings of the 6th ACM & IEEE International conference on Embedded software

In NAND flash-based storage systems, an intermediate software layer called a flash translation layer (FTL)is usually employed to hide the erase-before-write characteristics of NAND flash memory. This paper proposes a novel superblockbased FTL scheme, ...
NAND flash memory system based on the Harvard buffer architecture for multimedia applications

The main purpose of this research is to design a new memory architecture for NAND flash memory to provide XIP (execute in place) for code execution as well as overcome the biggest bottleneck for data execution. NOR flash for multimedia application is ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 7, Issue 4

July 2008

264 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/1376804

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 01 August 2008

Accepted: 01 December 2007

Received: 01 September 2007

Published in TECS Volume 7, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

146
Total Citations
View Citations
2,656
Total Downloads

Downloads (Last 12 months)88
Downloads (Last 6 weeks)19

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Shweta Ahmad H(2024)A Detailed Analysis of Issues with Solid-State DevicesRobotics and Automation in Industry 4.010.2174/9789815223491124010013(168-188)Online publication date: 13-Oct-2024
https://doi.org/10.2174/9789815223491124010013
Marcus RRashelbach ABen-Zur OLifshits PSilberstein M(2024)Space-efficient FTL for Mobile Storage via Tiny Neural NetsProceedings of the 17th ACM International Systems and Storage Conference10.1145/3688351.3689157(146-161)Online publication date: 16-Sep-2024
https://dl.acm.org/doi/10.1145/3688351.3689157
Min JZhao CLiu MKrishnamurthy A(2024)eZNS: Elastic Zoned Namespace for Enhanced Performance Isolation and Device UtilizationACM Transactions on Storage10.1145/365371620:3(1-41)Online publication date: 12-Apr-2024
https://dl.acm.org/doi/10.1145/3653716
Sun JLi SSun YSun CVucinic DHuang JAamodt TJerger NSwift M(2023)LeaFTL: A Learning-Based Flash Translation Layer for Solid-State DrivesProceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 210.1145/3575693.3575744(442-456)Online publication date: 27-Jan-2023
https://dl.acm.org/doi/10.1145/3575693.3575744
Dimple Anurag Kumar VPurohit G(2023)GUI-Based NAND Flash Memory and Functional Implementation of Block Level Address Translation SchemeArtificial Intelligence and Sustainable Computing10.1007/978-981-99-1431-9_45(569-578)Online publication date: 24-Sep-2023
https://doi.org/10.1007/978-981-99-1431-9_45
Ae JHong Y(2022)Efficient Garbage Collection Algorithm for Low Latency SSDElectronics10.3390/electronics1107108411:7(1084)Online publication date: 30-Mar-2022
https://doi.org/10.3390/electronics11071084
Li JXu XCai ZLiao JLi KGerofi BIshikawa Y(2022)Pattern-Based Prefetching with Adaptive Cache Management Inside of Solid-State DrivesACM Transactions on Storage10.1145/347439318:1(1-25)Online publication date: 29-Jan-2022
https://dl.acm.org/doi/10.1145/3474393
Kim JChoi KLee WKim J(2021)Performance Modeling and Practical Use Cases for Black-Box SSDsACM Transactions on Storage10.1145/344002217:2(1-38)Online publication date: 8-Jun-2021
https://dl.acm.org/doi/10.1145/3440022
Pan YChen HZhao JXu Y(2021)HCFTL: A Locality-Aware Flash Translation Layer for Efficient Address TranslationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.311214241:8(2477-2489)Online publication date: 13-Sep-2021
https://dl.acm.org/doi/10.1109/TCAD.2021.3112142
Lee GKwak JJeong JLee DJang MChoi JSong Y(2021)Internal Task-Aware Command Scheduling to Improve Read Performance of Embedded Flash Storage SystemsIEEE Access10.1109/ACCESS.2021.30795209(71638-71650)Online publication date: 2021
https://doi.org/10.1109/ACCESS.2021.3079520
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A log buffer-based flash translation layer using fully-associative sector translation

A superblock-based flash translation layer for NAND flash memory

NAND flash memory system based on the Harvard buffer architecture for multimedia applications

Comments

Published In

Publisher

Journal Family

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

A log buffer-based flash translation layer using fully-associative sector translation

A superblock-based flash translation layer for NAND flash memory

NAND flash memory system based on the Harvard buffer architecture for multimedia applications

Comments

Information

Published In

Publisher

Journal Family

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations