research-article

Multithreaded simulation for synchronous dataflow graphs

Authors:

José Luis Pino,

Shuvra S. BhattacharyyaAuthors Info & Claims

DAC '08: Proceedings of the 45th annual Design Automation Conference

Pages 331 - 336

https://doi.org/10.1145/1391469.1391553

Published: 08 June 2008 Publication History

Abstract

Synchronous dataflow (SDF) has been successfully used in design tools for system-level simulation of wireless communication systems. Modern wireless communication standards involve large complexity and highly-multirate behavior, and typically result in long simulation time. The traditional approach for simulating SDF graphs is to compute and execute static single-processor schedules. Nowadays, multi-core processors are increasingly popular for their potential performance improvements through on-chip, thread-level parallelism. However, without novel scheduling and simulation techniques that explicitly explore multithreading capability, current design tools gain only minimal performance improvements. In this paper, we present a new multithreaded simulation scheduler, called MSS, to provide simulation runtime speed-up for executing SDF graphs on multi-core processors. We have implemented MSS in the Advanced Design System (ADS) from Agilent Technologies. On an Intel dualcore, hyper-threading (4 processing units) processor, our results from this implementation demonstrate up to 3.5 times speed-up in simulating modern wireless communication systems (e.g., WCDMA3G, CDMA 2000, WiMax, EDGE, and Digital TV).

References

[1]

S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee. Software Synthesis from Dataflow Graphs. Kluwer Academic Publishers, 1996.

Digital Library

[2]

J. T. Buck. Scheduling dynamic dataflow graphs with bounded memory using the token flow model. Ph.D. Thesis UCB/ERL 93/69, Dept. of EECS, U. C. Berkeley, 1993.

Digital Library

[3]

A. H. Ghamarian, M. C. W. Geilen, S. Stuijk, T. Basten, A. J. M. Moonen, M. J. G. Bekooij, B. D. Theelen, and M. R. Mousavi. Throughput analysis of synchronous data flow graphs. In Proceedings of the International Conference on Application of Concurrency to System Design, Turku, Finland, June 2006.

Digital Library

[4]

R. Govindarajan, G. R. Gao, and P. Desai. Minimizing buffer requirements under rate-optimal schedule in regular dataflow networks. Jour. of VLSI Signal Processing, 31:207--229, 2002.

Digital Library

[5]

C. Hsu. Dataflow Integration and Simulation Techniques for DSP System Design Tools. PhD thesis, Department of Electrical and Computer Engineering, University of Maryland, College Park, April 2007.

[6]

C. Hsu, M. Ko, and S. S. Bhattacharyya. Software synthesis from the Dataflow Interchange Format. In Proceedings of the International Workshop on Software and Compilers for Embedded Systems, pages 37--49, Dallas, TX, Sept. 2005.

Digital Library

[7]

C. Hsu, M. Ko, S. S. Bhattacharyya, S. Ramasubbu, and J. L. Pino. Efficient simulation of critical synchronous dataflow graphs. ACM Transactions on Design Automation of Electronic Systems, 12(3), August 2007.

Digital Library

[8]

C. Hsu, S. Ramasubbu, M. Ko, J. L. Pino, and S. S. Bhattacharyya. Efficient simulation of critical synchronous dataflow graphs. In Proceedings of the Design Automation Conference, pages 893--898, San Francisco, CA, July 2006.

Digital Library

[9]

J. S. Kin and J. L. Pino. Multithreaded synchronous data flow simulation. In Proc. of the Design, Automation and Test in Europe Conf. and Exhibition, Munich, Germany, Mar. 2003.

Digital Library

[10]

M. Ko, C. Shen, and S. S. Bhattacharyya. Memory-constrained block processing optimization for synthesis of DSP software. In Proc. of the Intl. Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation, Greece, July 2006.

[11]

E. A. Lee and D. G. Messerschmitt. Synchronous dataflow. Proceedings of the IEEE, 75(9):1235--1245, Sept. 1987.

[12]

Mozilla.org. NSPR Reference. Available: http://mozilla.org/projects/nspr/reference/html/index.html.

[13]

J. L. Pino and K. Kalbasi. Cosimulating synchronous DSP applications with analog RF circuits. In Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, Nov. 1998.

[14]

S. Ritz, M. Pankert, V. Zivojinovic, and H. Meyr. Optimum vectorization of scalable synchronous dataflow graphs. In Proceedings of the International Conference on Application Specific Array Processors, Venice, Italy, Oct. 1993.

[15]

V. Sarkar. Partitioning and Scheduling Parallel Programs for Multiprocessors. The MIT Press, 1989.

Digital Library

[16]

S. Sriram and S. S. Bhattacharyya. Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker, Inc., 2000.

Digital Library

[17]

S. Stuijk, M. Geilen, and T. Basten. Exploring tradeoffs in buffer requirements and throughput constraints for synchronous dataflow graphs. In Proceedings of the Design Automation Conference, pages 899--904, San Francisco, CA, July 2006.

Digital Library

Cited By

Karelin NShkred GSimonov AMingaleev SKoltchanov IRichter A(2014)Parallel simulations of optical communication systems2014 16th International Conference on Transparent Optical Networks (ICTON)10.1109/ICTON.2014.6876598(1-4)Online publication date: Jul-2014
https://doi.org/10.1109/ICTON.2014.6876598
Boulos VHuet SFristot VSalvo LHouzet D(2014)Efficient implementation of data flow graphs on multi-gpu clustersJournal of Real-Time Image Processing10.1007/s11554-012-0279-09:1(217-232)Online publication date: 1-Mar-2014
https://dl.acm.org/doi/10.1007/s11554-012-0279-0
Hsu CPino JBhattacharyya S(2011)Multithreaded Simulation for Synchronous Dataflow GraphsACM Transactions on Design Automation of Electronic Systems10.1145/1970353.197035816:3(1-23)Online publication date: 1-Jun-2011
https://dl.acm.org/doi/10.1145/1970353.1970358
Show More Cited By

Index Terms

Multithreaded simulation for synchronous dataflow graphs
1. Software and its engineering
  1. Software creation and management
    1. Designing software
      1. Software implementation planning
        Software design techniques
    2. Software development process management

Recommendations

Multithreaded Simulation for Synchronous Dataflow Graphs

For system simulation, Synchronous DataFlow (SDF) has been widely used as a core model of computation in design tools for digital communication and signal processing systems. The traditional approach for simulating SDF graphs is to compute and execute ...
Efficient simulation of critical synchronous dataflow graphs
DAC '06: Proceedings of the 43rd annual Design Automation Conference

Simulation and verification using electronic design automation (EDA) tools are key steps in the design process for communication and signal processing systems. The synchronous dataflow (SDF) model of computation is widely used in EDA tools for system ...
Efficient simulation of critical synchronous dataflow graphs

System-level modeling, simulation, and synthesis using electronic design automation (EDA) tools are key steps in the design process for communication and signal processing systems, and the synchronous dataflow (SDF) model of computation is widely used ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '08: Proceedings of the 45th annual Design Automation Conference

June 2008

993 pages

ISBN:9781605581156

DOI:10.1145/1391469

General Chair:
Limor Fix
Intel Research Pittsburgh, Pittsburgh, PA

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

The EDA Consortium
IEEE/CASS/CANDE/CEDA
SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 08 June 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '08

Sponsor:

SIGDA

DAC '08: The 45th Annual Design Automation Conference 2008

June 8 - 13, 2008

California, Anaheim

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
219
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Karelin NShkred GSimonov AMingaleev SKoltchanov IRichter A(2014)Parallel simulations of optical communication systems2014 16th International Conference on Transparent Optical Networks (ICTON)10.1109/ICTON.2014.6876598(1-4)Online publication date: Jul-2014
https://doi.org/10.1109/ICTON.2014.6876598
Boulos VHuet SFristot VSalvo LHouzet D(2014)Efficient implementation of data flow graphs on multi-gpu clustersJournal of Real-Time Image Processing10.1007/s11554-012-0279-09:1(217-232)Online publication date: 1-Mar-2014
https://dl.acm.org/doi/10.1007/s11554-012-0279-0
Hsu CPino JBhattacharyya S(2011)Multithreaded Simulation for Synchronous Dataflow GraphsACM Transactions on Design Automation of Electronic Systems10.1145/1970353.197035816:3(1-23)Online publication date: 1-Jun-2011
https://dl.acm.org/doi/10.1145/1970353.1970358
Hsu CPino JHu FSapatnekar S(2010)A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layerProceedings of the 47th Design Automation Conference10.1145/1837274.1837282(18-23)Online publication date: 13-Jun-2010
https://dl.acm.org/doi/10.1145/1837274.1837282
Kee HBhattacharyya SKornerup J(2010)Efficient static buffering to guarantee throughput-optimal FPGA implementation of synchronous dataflow graphs2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation10.1109/ICSAMOS.2010.5642074(136-143)Online publication date: Jul-2010
https://doi.org/10.1109/ICSAMOS.2010.5642074
Li XMa J(2010)Research on Winsock Based Wireless Routing SimulationProceedings of the 2010 Second International Conference on Communication Software and Networks10.1109/ICCSN.2010.18(57-60)Online publication date: 26-Feb-2010
https://dl.acm.org/doi/10.1109/ICCSN.2010.18
Piat JBhattacharyya SRaulet M(2009)Interface-based hierarchy for synchronous data-flow graphs2009 IEEE Workshop on Signal Processing Systems10.1109/SIPS.2009.5336240(145-150)Online publication date: Oct-2009
https://doi.org/10.1109/SIPS.2009.5336240

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents