Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/157485.164923acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

An architectural transformation program for optimization of digital systems by multi-level decomposition

Published: 01 July 1993 Publication History
First page of PDF

References

[1]
A.E. Casavant, M. A. d'Abreu, M. Dragomirecky, D. Duff, J. Jasica, M. J. Hartman, K.-S. Hwang, and W. D. Smith, "A synthesis environment for designing DSP systems," IEEE Design Test Comp., pp. 35-44, Apr. 1989,
[2]
P. B. Denyer and D. Renshaw, VLSI Signal Processing, A bit-Serial Approach. Reading, MA: Addison-Wesley, 1985.
[3]
R. Jain et. al., "Custom design of a VLSI PCM-FDM transmultiplexor from system specification to circuit layout using a computer-aided design system," IEEE J. Solid State Circuits, vol. SC-21, pp. 73-85, Feb. 1986.
[4]
J.M. Rabaey, S. P. Pope, and R. W. Brodersen, "An integrated automated layout generation system for DSP sircuits," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. CAD-4, pp. 285-296, July 1985.
[5]
F. Yassa, J. Jasica, R. Hartley, and S. Noujaim, "A silicon compiler for digital signal processing: methodology, implementation and applications," Proc. IEEE, vol. 75, pp. 1272-1282, Sept. 1987.
[6]
R.I. Hartley and P. F. Corbett, "A digit-serial silicon compiler," Proc. 25th Design Automation Conf., pp. 646-649, 1988.
[7]
H. Trickey, "Flamel: A high-level hardware compiler," IEEE Trans. CAD, vol. 6, pp. 256-269, Feb. 1987.
[8]
R. J ain, K. Kucukcakar, M. J. Mlinar, and A. C. Parker, "Experience with the ADAM synthesis system," Proc. 26th ACM/IEEE Design Autom. Conf., pp. 56-61, June 1989.
[9]
J.M. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast prototyping of datapath-intensive architectures," IEEE Design and Test of Computers, pp. 40-51, June 1991.
[10]
M. Potkonjak and J. M. Rabaey, "Maximally fast and arbitrarily fast implementation of linear computations," Proc. Intl. Conf. Computer-Aided Design, pp. 304-308, 1992.
[11]
A.V. Aho, R. Sethi, and J. D. Ullman, Compilers Principles, Techniques, and Tools. Reading, MA: Addison-Wesley, 1985.
[12]
R. Hartley and A. Casavant, "Tree-height minimization in pipelined architectures," Proc. Intl. Conf. on Computer-Aided Design (ICCAD-89), pp. 112-115, 1989.
[13]
A. Chatterjee, R. K. Roy, and M. A. d'Abreu, "Greedy hardware optimization for linear digital systems using number splitting and repeated factorization," Proc. Sixth Intl. Conf. VLSI Design, pp. 154-159, 1993.

Cited By

View all
  • (2009)Low-complexity implementation of state-space structures in linear DSP synthesis2009 52nd IEEE International Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2009.5236022(594-597)Online publication date: Aug-2009
  • (2006)Multiple constant multiplicationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/43.48666215:2(151-165)Online publication date: 1-Nov-2006
  • (2003)Low power and concurrency optimization of the computational unit for DSP processors based on software2003 5th International Conference on ASIC Proceedings (IEEE Cat No 03TH8690) ICASIC-0310.1109/ICASIC.2003.1277577(424-427 Vol.1)Online publication date: 2003
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '93: Proceedings of the 30th international Design Automation Conference
July 1993
768 pages
ISBN:0897915771
DOI:10.1145/157485
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 July 1993

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

DAC93
Sponsor:
DAC93: The 30th ACM/IEEE Design Automation Conference
June 14 - 18, 1993
Texas, Dallas, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)16
  • Downloads (Last 6 weeks)1
Reflects downloads up to 08 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2009)Low-complexity implementation of state-space structures in linear DSP synthesis2009 52nd IEEE International Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2009.5236022(594-597)Online publication date: Aug-2009
  • (2006)Multiple constant multiplicationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/43.48666215:2(151-165)Online publication date: 1-Nov-2006
  • (2003)Low power and concurrency optimization of the computational unit for DSP processors based on software2003 5th International Conference on ASIC Proceedings (IEEE Cat No 03TH8690) ICASIC-0310.1109/ICASIC.2003.1277577(424-427 Vol.1)Online publication date: 2003
  • (2002)Comparison of constant coefficient multipliers for CSD and Booth recodingThe 14th International Conference on Microelectronics,10.1109/ICM-02.2002.1161498(66-69)Online publication date: 2002
  • (2000)Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesisIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/92.8636218:4(419-424)Online publication date: 1-Aug-2000
  • (1998)Activity Measures for Fast Relative Power Estimation in Numerical Transformation for Low Power DSP SynthesisJournal of VLSI Signal Processing Systems10.1023/A:100793720927618:1(25-38)Online publication date: 1-Jan-1998
  • (1997)An efficient hierarchical clustering method for the multiple constant multiplication problemProceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference10.1109/ASPDAC.1997.600064(83-88)Online publication date: 1997
  • (1996)Activity measures for fast relative power estimation directed numerical transformation for low power DSP synthesis1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 9610.1109/ISCAS.1996.541890(17-20)Online publication date: 1996
  • (1996)Subexpression sharing in filters using canonic signed digit multipliersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing10.1109/82.53900043:10(677-688)Online publication date: Jan-1996
  • (1995)OPTIMUS: a new program for OPTIMizing linear circuits with number-splitting and shift-and-add decompositionsProceedings Sixteenth Conference on Advanced Research in VLSI10.1109/ARVLSI.1995.515625(258-271)Online publication date: 1995
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media