research-article

RNFTL: a reuse-aware NAND flash translation layer for flash memory

Authors:

Yong GuanAuthors Info & Claims

LCTES '10: Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems

Pages 163 - 172

https://doi.org/10.1145/1755888.1755912

Published: 13 April 2010 Publication History

Abstract

In this paper, we propose a hybrid-level flash translation layer (FTL) called RNFTL (Reuse-Aware NFTL) to improve the endurance and space utilization of NAND flash memory. Our basic idea is to prevent a primary block with many free pages from being erased in a merge operation. The preserved primary blocks are further reused as replacement blocks. In such a way, the space utilization and the number of erase counts for each block in NAND flash can be enhanced. To the best of our knowledge, this is the first work to employ a reuse-aware strategy in FTL for improving the space utilization and endurance of NAND flash. We conduct experiments on a set of traces that collected from real workload in daily life. The experimental results show that our technique has significant improvement on space utilization, block lifetime and wear-leveling compared with the previous work.

References

[1]

DiskMon for Windows v2.01. http://technet.microsoft.com/en-us/sysinternals/bb896646.aspx, 2010.

[2]

Intel Corporation. Understanding the flash translation layer (FTL) specification. http://developer.intel.com, 2010.

[3]

Memory Technology Device (MTD) Subsystem for Linux. http://www.linux-mtd.infradead.org/, 2010.

[4]

SAMSUNG Corporation. SAMSUNG NAND flash. http://www.samsung.com/global/business/semiconductor, 2010.

[5]

A. Ban. Flash file system. US patent 5,404,485, April 4, 1995.

[6]

A. Ban. Flash file system optimized for page-mode flash technologies. US patent 5,937,425, August 10, 1999.

[7]

L.-P. Chang and T.-W. Kuo. A real-time garbage collection mechanism for flash-memory stroage systems in embedded systems. In Proceedings of the Eighth International Conference on Real-Time Computing systems and Applications (RTCSA '02), March 2002.

[8]

L.-P. Chang and T.-W. Kuo. An efficient management scheme for large-scale flash-memory storage systems. In Proceedings of the 2004 ACM symposium on Applied computing (SAC '04), pages 862--868, 2004.

Digital Library

[9]

S. Choudhuri and T. Givargis. Performance improvement of block based nand flash translation layer. In Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis (CODES+ISSS '07), pages 257--262, 2007.

Digital Library

[10]

T.-S. Chung, D.-J. Park, S. Park, D.-H. Lee, S.-W. Lee, and H.-J. Song. A survey of flash translation layer. J. Syst. Archit., 55(5-6):332--343, 2009.

Digital Library

[11]

P.-C. Huang, Y.-H. Chang, T.-W. Kuo, J.-W. Hsieh, and M. Lin. The behavior analysis of flash-memory storage systems. In Proceedings of the 2008 11th IEEE Symposium on Object Oriented Real-Time Distributed Computing (ISORC '08), pages 529--534, Washington, DC, USA, 2008.

Digital Library

[12]

J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho. A space-efficient flash translation layer for CompactFlash systems. IEEE Transactions on Consumer Electronics, 48(2):366--375, May 2002.

Digital Library

[13]

J. Lee, S. Kim, H. Kwon, C. Hyun, S. Ahn, J. Choi, D. Lee, and S. H. Noh. Block recycling schemes and their cost-based optimization in nand flash memory based storage system. In Proceedings of the 7th ACM & IEEE international conference on Embedded software (EMSOFT '07), pages 174--182, 2007.

Digital Library

[14]

C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable ftl (flash translation layer) architecture for nand flash-based applications. ACM Transactions on Embedded Computing Systems, 7(4):1--23, 2008.

Digital Library

[15]

C.-H. Wu and T.-W. Kuo. An adaptive two--level management for the flash translation layer in embedded systems. In Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design (ICCAD '06), pages 601--606, 2006.

Digital Library

[16]

C.-H. Wu, T.-W. Kuo, and C.-L. Yang. A space-efficient caching mechanism for flash-memory address translation. In Proceedings of the Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC '06), pages 64--71, 2006.

Digital Library

Cited By

Ma CWang YShen ZChen RWang ZShao Z(2020)MNFTLACM Transactions on Design Automation of Electronic Systems10.1145/339803725:6(1-19)Online publication date: 12-Aug-2020
https://dl.acm.org/doi/10.1145/3398037
Liu YZeng GGeng W(2019)A Novel Independent Channel Addressing Flash Translation Layer Scheme2019 IEEE 3rd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC)10.1109/ITNEC.2019.8729164(1047-1051)Online publication date: Mar-2019
https://doi.org/10.1109/ITNEC.2019.8729164
Liu DWang YQin ZShao ZGuan Y(2018)A space reuse strategy for flash translation layers in SLC NAND flash memory storage systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2011.214201520:6(1094-1107)Online publication date: 29-Dec-2018
https://dl.acm.org/doi/10.1109/TVLSI.2011.2142015
Show More Cited By

Index Terms

RNFTL: a reuse-aware NAND flash translation layer for flash memory
1. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Secondary storage

Recommendations

RNFTL: a reuse-aware NAND flash translation layer for flash memory
LCTES '10

In this paper, we propose a hybrid-level flash translation layer (FTL) called RNFTL (Reuse-Aware NFTL) to improve the endurance and space utilization of NAND flash memory. Our basic idea is to prevent a primary block with many free pages from being ...
A space reuse strategy for flash translation layers in SLC NAND flash memory storage systems

This paper presents a space reuse strategy for flash translation layers in SLC NAND flash storage systems. The basic idea is to prevent a block with many free pages from being erased in a merge operation. The preserved blocks are further reused as ...
A compiler assisted wear leveling for morphable PCM in embedded systems

Phase change memory (PCM) is considered as a promising alternative of DRAM-based main memory in embedded systems. A PCM cell can be dynamically programmed to be in either multiple-level cell(MLC) mode or single-level cell(SLC) mode. With this morphable ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

LCTES '10: Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems

April 2010

184 pages

ISBN:9781605589534

DOI:10.1145/1755888

General Chair:
Jaejin Lee
Seoul National University, Korea
,
Program Chair:
Bruce B. Childers
University of Pittsburgh, USA

ACM SIGPLAN Notices Volume 45, Issue 4
LCTES '10
April 2010
170 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/1755951
Issue’s Table of Contents

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 April 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

LCTES '10

Sponsor:

LCTES '10: ACM SIGPLAN/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems

April 13 - 15, 2010

Stockholm, Sweden

Acceptance Rates

Overall Acceptance Rate 116 of 438 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

39
Total Citations
View Citations
508
Total Downloads

Downloads (Last 12 months)9
Downloads (Last 6 weeks)1

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Ma CWang YShen ZChen RWang ZShao Z(2020)MNFTLACM Transactions on Design Automation of Electronic Systems10.1145/339803725:6(1-19)Online publication date: 12-Aug-2020
https://dl.acm.org/doi/10.1145/3398037
Liu YZeng GGeng W(2019)A Novel Independent Channel Addressing Flash Translation Layer Scheme2019 IEEE 3rd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC)10.1109/ITNEC.2019.8729164(1047-1051)Online publication date: Mar-2019
https://doi.org/10.1109/ITNEC.2019.8729164
Liu DWang YQin ZShao ZGuan Y(2018)A space reuse strategy for flash translation layers in SLC NAND flash memory storage systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2011.214201520:6(1094-1107)Online publication date: 29-Dec-2018
https://dl.acm.org/doi/10.1109/TVLSI.2011.2142015
(2018)MaCACHJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2015.03.00161:3(157-171)Online publication date: 29-Dec-2018
https://dl.acm.org/doi/10.1016/j.sysarc.2015.03.001
Chen TChang YChen SHsu NWei HShih W(2017)On Space Utilization Enhancement of File Systems for Embedded Storage SystemsACM Transactions on Embedded Computing Systems10.1145/282048816:3(1-28)Online publication date: 11-Apr-2017
https://dl.acm.org/doi/10.1145/2820488
Chen FZhang TZhang X(2017)Software Support Inside and Outside Solid-State Devices for High Performance and High EfficiencyProceedings of the IEEE10.1109/JPROC.2017.2679490105:9(1650-1665)Online publication date: Sep-2017
https://doi.org/10.1109/JPROC.2017.2679490
Forouhar PSafaei F(2017)DA-FTL: Dynamic associative flash translation layer2017 19th International Symposium on Computer Architecture and Digital Systems (CADS)10.1109/CADS.2017.8310682(1-5)Online publication date: Dec-2017
https://doi.org/10.1109/CADS.2017.8310682
Liu DZhong K(2016)NVRAM-Assisted Optimization Techniques for Flash Memory Management in Embedded Sensor NodesSmart Sensors and Systems10.1007/978-3-319-33201-7_6(135-153)Online publication date: 17-Oct-2016
https://doi.org/10.1007/978-3-319-33201-7_6
Liao JZhang FLi LXiao G(2015)Adaptive Wear-Leveling in Flash-Based MemoryIEEE Computer Architecture Letters10.1109/LCA.2014.232987114:1(1-4)Online publication date: 1-Jan-2015
https://doi.org/10.1109/LCA.2014.2329871
Huang MWang YQiao LLiu DShao Z(2015)SmartBackupProceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and Systems10.1109/HPCC-CSS-ICESS.2015.180(746-751)Online publication date: 24-Aug-2015
https://dl.acm.org/doi/10.1109/HPCC-CSS-ICESS.2015.180
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents