research-article

MNFTL: An Efficient Flash Translation Layer for MLC NAND Flash Memory

Authors:

Zili ShaoAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 25, Issue 6

Article No.: 50, Pages 1 - 19

https://doi.org/10.1145/3398037

Published: 12 August 2020 Publication History

Abstract

The write constraints of Multi-Level Cell (MLC) NAND flash memory make most of the existing flash translation layer (FTL) schemes inefficient or inapplicable. In this article, we solve several fundamental problems in the design of MLC flash translation layer. The objective is to reduce the garbage collection overhead to reduce the average system response time. We make the key observation that the valid pages copy is the essential garbage collection overhead. Based on this observation, we propose two approaches, namely, concentrated mapping and postponed reclamation, to effectively reduce the valid pages copy. Besides, we propose a progressive garbage collection that can well utilize the system idle time to reclaim more spaces. We conduct a series of experiments on an embedded developing board with a set of benchmarks. The experimental results show that our scheme can achieve a significant reduction in the average system response time compared with the previous work.

References

[1]

Samsung. 2009. Samsung electronics. K9LBG08U0M(v1.0)-32GB DDP MLC data sheet. Retrieved from http://www.samsung.com.

[2]

Samsung. 2009. Samsung electronics. Page program addressing for MLC NAND application note. Retrieved from http://www.samsung.com.

[3]

Samsung. 2011. Samsung electronics. K9G4G08U0F 16Gb F-Die MLC NAND Flash Datasheet. Retrieved from https://datasheetspdf.com/pdf/776555/Samsung/K9GAG08U0F/6.

[4]

Amir Ban. 1995. Flash file system. U.S. patent 5,404,485.

[5]

Yong Guan, Guohui Wang, Chenlin Ma, Renhai Chen, Yi Wang, and Zili Shao. 2017. A block-level log-block management scheme for MLC NAND flash memory storage systems. Trans. Comput. 66, 9 (2017), 1464--1477.

[6]

Jalil Boukhobza and Pierre Olivier. 2011. C-lash: A cache system for optimizing NAND flash memory performance and lifetime. In Proceedings of the International Conference on Digital Information and Communication Technology and Its Applications. 599--613.

[7]

Jalil Boukhobza, Pierre Olivier, and Stéphane Rubini. 2014. A scalable and highly configurable cache-aware hybrid flash translation layer. Computers 3, 1 (2014), 36--57.

[8]

Hung-Sheng Chang, Yuan-Hao Chang, Tei-Wei Kuo, Yu-Ming Chang, and Hsiang-Pang Li. 2016. A disturbance-aware sub-block design to improve reliability of 3D MLC flash memory. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’16). 1--10.

Digital Library

[9]

Yuan-Hao Chang and Tei-Wei Kuo. 2009. A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems. In Proceedings of the Design Automation Conference (DAC’09). 858--863.

Digital Library

[10]

Yuan-Hao Chang, Ming-Chang Yang, Tei-Wei Kuo, and Ren-Hung Hwang. 2013. A reliability enhancement design under the flash translation layer for MLC-based flash-memory storage systems. Trans. Embed. Comput. Syst. 13, 1 (2013), 1--28.

Digital Library

[11]

Yu-Ming Chang, Yuan-Hao Chang, Tei-Wei Kuo, Yung-Chun Li, and Hsiang-Pang Li. 2015. Achieving SLC performance with MLC flash memory. In Proceedings of the Design Automation Conference (DAC’15). 192--197.

Digital Library

[12]

Yu-Ming Chang, Yung-Chun Li, Yuan-Hao Chang, Tei-Wei Kuo, Chih-Chang Hsieh, and Hsiang-Pang Li. 2015. On relaxing page program disturbance over 3D MLC flash memory. In Proceedings of the International Conference on Computer-Aided Design (ICCAD’15). 479--486.

Digital Library

[13]

Renhai Chen, Yi Wang, Jingtong Hu, Duo Liu, Zili Shao, and Yong Guan. 2015. Unified non-volatile memory and NAND flash memory architecture in smartphones. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’15). 340--345.

[14]

Renhai Chen, Yi Wang, Jingtong Hu, Duo Liu, Zili Shao, and Yong Guan. 2016. vFlash: Virtualized flash for optimizing the I/O performance in mobile devices. Trans. Comput.-Aided Design Integr. Circ. Syst. 36, 7 (2016), 1203--1214.

[15]

Hyunjin Cho, Dongkun Shin, and Young Ik Eom. 2009. KAST: K-associative sector translation for NAND flash memory in real-time systems. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE’09). 393--398.

[16]

Siddharth Choudhuri and Tony Givargis. 2008. Deterministic service guarantees for NAND flash using partial block cleaning. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’08). 19--24.

Digital Library

[17]

Jinhua Cui, Youtao Zhang, Jianhang Huang, Weiguo Wu, and Jun Yang. 2018. ShadowGC: Cooperative garbage collection with multi-level buffer for performance improvement in NAND flash-based SSDs. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE’18). 1247--1252.

[18]

Jinhua Cui, Youtao Zhang, Liang Shi, Chun Jason Xue, Weiguo Wu, and Jun Yang. 2017. ApproxFTL: On the performance and lifetime improvement of 3-D NAND flash-based SSDs. Trans. Comput.-Aided Design Integr. Circ. Syst. 37, 10 (2017), 1957--1970.

Digital Library

[19]

Jinhua Cui, Youtao Zhang, Weiguo Wu, Jun Yang, Yinfeng Wang, and Jianhang Huang. 2017. DLV: Exploiting device level latency variations for performance improvement on flash memory storage systems. Trans. Comput.-Aided Design Integr. Circ. Syst. 37, 8 (2017), 1546--1559.

[20]

FriendlyARM. 2019. Tiny210 SP5V210 ARM11 board. Retrieved from http://www.friendlyarm.net/products/tiny210.

[21]

Tyler Garrett, Jun Yang, and Youtao Zhang. 2018. Enabling intra-plane parallel block erase in NAND flash to alleviate the impact of garbage collection. In Proceedings of the International Symposium on Low Power Electronics and Design. 1--6.

Digital Library

[22]

Jie Guo, Wujie Wen, Jingtong Hu, Danghui Wang, Hai Li, and Yiran Chen. 2016. Flexlevel NAND flash storage system design to reduce LDPC latency. Trans. Comput.-Aided Design Integr. Circ. Syst. 36, 7 (2016), 1167--1180.

[23]

Jie Guo, Jun Yang, Youtao Zhang, and Yiran Chen. 2013. Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE’13). 859--864.

[24]

Aayush Gupta, Youngjae Kim, and Bhuvan Urgaonkar. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceedings of the Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 229--240.

Digital Library

[25]

Chien-Chung Ho, Yu-Ming Chang, Yuan-Hao Chang, and Tei-Wei Kuo. 2018. An SLC-Like programming scheme for MLC flash memory. Trans. Stor. 14, 1 (2018), 1--26.

Digital Library

[26]

Jeong-Uk Kang, Heeseung Jo, Jin-Soo Kim, and Joonwon Lee. 2006. A superblock based flash translation layer for NAND flash memory. In Proceedings of the International Conference on Embedded Software (EMSOFT’06). 161--170.

Digital Library

[27]

J. Katcher. 1997. Postmark: A new file system benchmark[R]. Technical Report TR3022, Network Appliance.

[28]

M. Kuoppala. 2002. Tiobench-Threaded I/O bench for Linux[J].

[29]

Sang-Won Lee, Dong-Joo Park, Tae-Sun Chung, Dong-Ho Lee, Sangwon Park, and Ha-Joo Song. 2007. A log buffer-based flash translation layer using fully-associative sector translation. Trans. Embed. Comput. Syst. 6, 3 (2007), 18--es.

Digital Library

[30]

Qiao Li, Liang Shi, Yejia Di, Yajuan Du, Chun Jason Xue, Chengmo Yang, Qingfeng Zhuge, and H. M. Edwin. 2017. Improving read performance via selective V pass reduction on high density 3D NAND flash memory. In Proceedings of the Non-Volatile Memory Systems and Applications Symposium (NVMSA’17). 1--4.

[31]

Pierre Olivier, Jalil Boukhobza, and Eric Senn. 2014. Flashmon v2: Monitoring raw NAND flash memory I/O requests on embedded linux. ACM SIGBED Rev. 11, 1 (2014), 38--43.

Digital Library

[32]

Pierre Olivier, Jalil Boukhobza, and Eric Senn. 2015. Revisiting read-ahead efficiency for raw NAND flash storage in embedded Linux. ACM SIGBED Rev. 11, 4 (2015), 43--48.

Digital Library

[33]

Pierre Olivier, Jalil Boukhobza, Eric Senn, and Hamza Ouarnoughi. 2016. A methodology for estimating performance and power consumption of embedded flash file systems. Trans. Embed. Comput. Syst. 15, 4 (2016), 1--25.

Digital Library

[34]

Chanik Park, Wonmoon Cheon, Jeonguk Kang, Kangho Roh, Wonhee Cho, and Jin-Soo Kim. 2008. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. Trans. Embed. Comput. Syst. 7, 4 (2008), 1--23.

Digital Library

[35]

Zhiwei Qin, Yi Wang, Duo Liu, and Zili Shao. 2010. Demand-based block-level address mapping in large-scale NAND flash memory storage systems. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’10). 173--182.

[36]

Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao, and Yong Guan. 2011. MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems. In Proceedings of the Design Automation Conference (DAC’11). 17--22.

Digital Library

[37]

Zhaoyan Shen, Feng Chen, Yichen Jia, and Zili Shao. 2018. Didacache: An integration of device and application for flash-based key-value caching. Trans. Stor. 14, 3 (2018), 1--32.

Digital Library

[38]

Liang Shi, Jianhua Li, Qingan Li, Chun Jason Xue, Chengmo Yang, and Xuehai Zhou. 2014. A unified write buffer cache management scheme for flash memory. Trans. Very Large Scale Integr. Syst. 22, 12 (2014), 2779--2792.

[39]

Liang Shi, Jianhua Li, Chun Jason Xue, Chengmo Yang, and Xuehai Zhou. 2011. ExLRU: A unified write buffer cache management for flash memory. In Proceedings of the International Conference on Embedded Software (EMSOFT’11). 339--348.

Digital Library

[40]

B. Tim. 2013. Bonnie. Retrieved from http://www.garloff.de/kurt/linux/bonnie/.

[41]

Yi Wang, Duo Liu, Meng Wang, Zhiwei Qin, Zili Shao, and Yong Guan. 2010. RNFTL: A reuse-aware NAND flash translation layer for flash memory. In Proceedings of the Conference on Languages, Compilers and Tools for Embedded Systems (LCTES’10). 163--172.

Digital Library

[42]

Chin-Hsien Wu and Tei-Wei Kuo. 2006. An adaptive two-level management for the flash translation layer in embedded systems. In Proceedings of the International Conference on Computer-Aided Design (ICCAD’06). 601--606.

[43]

Meng Zhang, Fei Wu, Yajuan Du, Chengmo Yang, Changsheng Xie, and Jiguang Wan. 2017. CooECC: A cooperative error correction scheme to reduce LDPC decoding latency in NAND flash. In Proceedings of the International Conference on Computer Design (ICCD’17). 657--664.

[44]

Zhiyong Zhang, Lei Ju, and Zhiping Jia. 2016. Unified DRAM and NVM hybrid buffer cache architecture for reducing journaling overhead. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE’16). 942--947.

[45]

Zhiyong Zhang, Zhaoyan Shen, Zhiping Jia, and Zili Shao. 2019. UniBuffer: Optimizing journaling overhead with unified DRAM and NVM hybrid buffer cache. Trans. Comput.-Aided Design Integr. Circ. Syst. (2019), 1.

Cited By

Najafi DTabrizchi SZhou RAmel Solouki MMarshal ARoohi AAngizi S(2024)Hybrid Magneto-electric FET-CMOS Integrated Memory Design for Instant-on ComputingProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3660361(770-775)Online publication date: 12-Jun-2024
https://dl.acm.org/doi/10.1145/3649476.3660361
Najafi DMorsali MZhou RRoohi AMarshall AMisra DAngizi S(2024)Enabling Normally-Off In Situ Computing With a Magneto-Electric FET-Based SRAM DesignIEEE Transactions on Electron Devices10.1109/TED.2024.336617271:4(2742-2748)Online publication date: May-2024
https://doi.org/10.1109/TED.2024.3366172
Xue JChen RWang TShao Z(2023)SoftSSD: enabling rapid flash firmware prototyping for solid-state drives基于SoftSSD的快速固态硬盘固件原型开发Frontiers of Information Technology & Electronic Engineering10.1631/FITEE.220045624:5(659-674)Online publication date: 2-Jun-2023
https://doi.org/10.1631/FITEE.2200456
Show More Cited By

Index Terms

MNFTL: An Efficient Flash Translation Layer for MLC NAND Flash Memory

Recommendations

MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems
DAC '11: Proceedings of the 48th Design Automation Conference

The new write constraints of multi-level cell (MLC) NAND flash memory make most of the existing flash translation layer (FTL) schemes inefficient or inapplicable. In this paper, we solve several fundamental problems in the design of MLC flash ...
Exploiting Sequential and Temporal Localities to Improve Performance of NAND Flash-Based SSDs

NAND flash-based Solid-State Drives (SSDs) are becoming a viable alternative as a secondary storage solution for many computing systems. Since the physical characteristics of NAND flash memory are different from conventional Hard-Disk Drives (HDDs), ...
Making Garbage Collection Wear Conscious for Flash SSD
NAS '12: Proceedings of the 2012 IEEE Seventh International Conference on Networking, Architecture, and Storage

Since NAND flash memory has certain inherent limitations like out-of-place updates and a coarse granularity of erase unit, a NAND flash memory based solid state disk needs a garbage collector to erase and recycle previously used blocks from time to ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 25, Issue 6

November 2020

164 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3417499

Editor:
X. Sharon Hu
University of Notre Dame, USA

Issue’s Table of Contents

Copyright © 2020 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 12 August 2020

Online AM: 07 May 2020

Accepted: 01 April 2020

Revised: 01 March 2020

Received: 01 September 2019

Published in TODAES Volume 25, Issue 6

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

National Natural Science Foundation of China
Shenzhen Science and Technology Foundation
Guangdong Basic and Applied Basic Research Foundation
Research Grants Council of the Hong Kong Special Administrative Region, China
Fundamental Research Funds of Shandong University
Scientific Research Platforms and Projects in Universities in Guangdong Province
Direct Grant for Research, The Chinese University of Hong Kong
Natural Science Foundation of Tianjin

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
254
Total Downloads

Downloads (Last 12 months)40
Downloads (Last 6 weeks)5

Reflects downloads up to 26 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

Najafi DTabrizchi SZhou RAmel Solouki MMarshal ARoohi AAngizi S(2024)Hybrid Magneto-electric FET-CMOS Integrated Memory Design for Instant-on ComputingProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3660361(770-775)Online publication date: 12-Jun-2024
https://dl.acm.org/doi/10.1145/3649476.3660361
Najafi DMorsali MZhou RRoohi AMarshall AMisra DAngizi S(2024)Enabling Normally-Off In Situ Computing With a Magneto-Electric FET-Based SRAM DesignIEEE Transactions on Electron Devices10.1109/TED.2024.336617271:4(2742-2748)Online publication date: May-2024
https://doi.org/10.1109/TED.2024.3366172
Xue JChen RWang TShao Z(2023)SoftSSD: enabling rapid flash firmware prototyping for solid-state drives基于SoftSSD的快速固态硬盘固件原型开发Frontiers of Information Technology & Electronic Engineering10.1631/FITEE.220045624:5(659-674)Online publication date: 2-Jun-2023
https://doi.org/10.1631/FITEE.2200456
Morsali MTabrizchi SMarshall ARoohi AMisra DAngizi S(2023)Design and Evaluation of a Near-Sensor Magneto-Electric FET-Based Event DetectorIEEE Transactions on Electron Devices10.1109/TED.2023.329638970:9(4822-4828)Online publication date: Oct-2023
https://doi.org/10.1109/TED.2023.3296389
Zhang MZhang XWu FTao KZhu FLi SZhao YXie C(2023)ALCod: Adaptive LDPC Coding for 3-D NAND Flash Memory Using Inter-Layer RBER VariationIEEE Transactions on Consumer Electronics10.1109/TCE.2023.331963869:4(1068-1081)Online publication date: 1-Nov-2023
https://dl.acm.org/doi/10.1109/TCE.2023.3319638
Long LHuang JGao CLiu DLiu RJiang Y(2023)ADAR: Application-Specific Data Allocation and Reprogramming Optimization for 3-D TLC Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.321039042:6(1824-1837)Online publication date: 1-Jun-2023
https://dl.acm.org/doi/10.1109/TCAD.2022.3210390
Angizi SKhoshavi NMarshall ADowben PFan D(2022)MeF-RAM: A New Non-Volatile Cache Memory Based on Magneto-Electric FETACM Transactions on Design Automation of Electronic Systems10.1145/348422227:2(1-18)Online publication date: 31-Mar-2022
https://dl.acm.org/doi/10.1145/3484222
Xue JChen RShao Z(2022)SoftSSD: Software-defined SSD Development Platform for Rapid Flash Firmware Prototyping2022 IEEE 40th International Conference on Computer Design (ICCD)10.1109/ICCD56317.2022.00094(602-609)Online publication date: Oct-2022
https://doi.org/10.1109/ICCD56317.2022.00094
Lee SKim HYoo HKwon DLee J(2022)Novel, parallel and differential synaptic architecture based on NAND flash memory for high-density and highly-reliable binary neural networksNeurocomputing10.1016/j.neucom.2022.05.030498:C(1-13)Online publication date: 7-Aug-2022
https://dl.acm.org/doi/10.1016/j.neucom.2022.05.030
He QBian GZhang WLi Z(2022)RTFTL: design and implementation of real-time FTL algorithm for flash memoryThe Journal of Supercomputing10.1007/s11227-022-04602-478:17(18959-18993)Online publication date: 14-Jun-2022
https://doi.org/10.1007/s11227-022-04602-4

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

HTML Format

View this article in HTML Format.

Media

Figures

Other

Tables

View Issue’s Table of Contents