research-article

Automatic parallelization of simulink applications

Authors:

Arquimedes Canedo,

Takeo Yoshizawa, and

Hideaki KomatsuAuthors Info & Claims

CGO '10: Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization

April 2010

Pages 151 - 159

https://doi.org/10.1145/1772954.1772976

Published: 24 April 2010 Publication History

Abstract

The parallelization of Simulink applications is currently a responsibility of the system designer and the superscalar execution of the processors. State-of-the-art Simulink compilers excel at producing reliable and production-quality embedded code, but fail to exploit the natural concurrency available in the programs and to effectively use modern multi-core architectures. The reason may be that many Simulink applications are replete with loop-carried dependencies that inhibit most parallel computing techniques and compiler transformations.

In this paper, we introduce the concept of strands that allow the data dependencies to be broken while preserving the original semantics of the Simulink program. Our fully automatic compiler transformations create a concurrent representation of the program, and thread-level parallelism for multi-core systems is planned and orchestrated. To improve single processor performance, we also exploit fine grain (equation-level) parallelism by level-order scheduling inside each thread. Our strand transformation has been implemented as an automatic transformation in a proprietary compiler and with a realistic aeronautic model executed in two processors leads to an up to 1.98 times speedup over uniprocessor execution, while the existing manual parallelization method achieves a 1.75 times speedup.

References

[1]

Mathworks, "Simulink." http://www.mathworks.com/products/simulink/.

[2]

T. Stavros, S. Christos, C. Paul, and C. Adrian, "Translating Discrete-time Simulink to Lustre," Trans. on Embedded Computing Sys., vol. 4, no. 4, pp. 779--818, 2005.

Digital Library

[3]

J. Dannenberg and C. Kleinhans, "The Coming Age of Collaboration in the Automotive Industry," Mercer Manage. J., vol. 18, pp. 88--94, 2004.

[4]

B. Hardung, T. Kolzow, and A. Kruger, "Reuse of Software in Distributed Embedded Automotive Systems," in EMSOFT '04, pp. 203--210, ACM, 2004.

Digital Library

[5]

dSPACE, "RTI-MP dSPACE. http://www.dspaceinc.com/ww/en/inc/home/products/sw/impsw/rtimpblo.cfm.

[6]

L. Brisolara, S.-i. Han, X. Guerin, L. Carro, R. Reis, S.-I. Chae, and A. Jerraya, "Reducing Fine-Grain Communication Overhead in Multithread Code Generation for Heterogeneous MPSoC," in SCOPES '07, pp. 81---89, ACM, 2007.

Digital Library

[7]

G. H. Mealy, "A Method for Synthesizing Sequential Circuits," Bell System Technical Journal, vol. 34, pp. 1045--1079, 1955.

[8]

Mathworks, "Simulink User's Guide." http://www.mathworks.com/access/helpdesk/help/toolbox/simulink/ug/bqchgnk.html.

[9]

T. Fossen and T. Perez, "Marine Systems Simulator (MSS)." http://www.marinecontrol.org/.

[10]

IBM, "BlueLink Compiler." http://domino.research.ibm.com/comm/research_projects.nsf/pages/bluelink.index.html}.

[11]

M. R. Garey and D. S. Johnson, Computers and Intractability: A guide to the Theory of NP-Completeness. W H Freeman & Co}, 1979.

Digital Library

[12]

N. Andersson and P. Fritzson, "Generating Parallel Code from Object Oriented Mathematical Models," in POPP '95, pp. 48--57, ACM, 1995.

Digital Library

[13]

H. Lundvall, K. Stavaaker, P. Fritzson, and C. Kessler, "Automatic Parallelization of Simulation Code for Equation-based Models with Software Pipelining and Measurements on Three Platforms," SIGARCH Comput. Archit. News, vol. 36, no. 5, pp. 46--55, 2008.

Digital Library

[14]

A. Canedo, "Leveraging Equation-Level Parallelism in Simulink Compilation," IBM Research Report RT0848, 2009.

[15]

S. P. Amarasinghe and M. S. Lam, "Communication Optimization and Code Generation for Distributed Memory Machines," in PLDI '93: Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, (New York, NY, USA), pp. 126--138, ACM, 1993.

Digital Library

[16]

A. Zhai, J. G. Steffan, C. B. Colohan, and T. C. Mowry, "Compiler and Hardware Support for Reducing the Synchronization of Speculative Threads," ACM Trans. Archit. Code Optim., vol. 5, no. 1, pp. 1--33, 2008.

Digital Library

[17]

J. Giacomoni, T. Moseley, and M. Vachharajani, "FastForward for Efficient Pipeline Parallelism," in PACT '07, p. 407, IEEE Computer Society, 2007.

Digital Library

[18]

U. of California, "SLUGS." http://slugsuav.soe.ucsc.edu/.

[19]

M. I. Lizarraga, V. Dobrokhodov, G. H. Elkaim, R. Curry, and I. Kaminer, "Simulink Based Hardware-in-the-Loop Simulator for Rapid Prototyping of UAV Control Algorithms," Americal Institute of Aeronautics and Astronautics, 2009.

[20]

D. Word, J. J. Zenor, R. Bednar, R. E. Crosbie, and N. G. Hingorani, "Multi-rate Real-time Simulation Techniques," in SCSC: Proc. of 2007 summer computer simulation conference, pp. 195--198, Society for Computer Simulation International, 2007.

Digital Library

[21]

A. Ohata, J. Kako, T. Shen, and K. Ito, "Introduction to the Benchmark Challenge on SICE Engine Start Control Problem," in Proc. of the 17th World Congress, pp. 1048--1053, The Intl. Federation of Automatic Control, 2008.

[22]

H. Hanselmann, U. Kiffmeier, L. Koster, M. Meyer, and A. Rukgauer, "Production Quality Code Generation from Simulink Block Diagrams," IEEE CACSD'99, pp. 213--218, 1999.

[23]

M. D. Natale and V. Pappalardo, "Buffer Optimization in Multitask Implementations of Simulink Models," ACM Trans. Embed. Comput. Syst., vol. 7, no. 3, pp. 1--32, 2008.

Digital Library

[24]

P. Aronsson, P. Fritzson, and F. M. Models, "Multiprocessor Scheduling of Simulation Code from Modelica Models," 2002.

[25]

INRIA, "Scicos: Block diagram modeler/simulator." http://www.scicos.org/.

[26]

R. Cytron, "Doacross: Beyond Vectorization for Multiprocessors," in ICPP, pp. 836--844, 1986.

[27]

G. Ottoni, R. Rangan, A. Stoler, and D. I. August, "Automatic thread extraction with decoupled software pipelining," in MICRO, pp. 105--118, 2005.

Digital Library

[28]

N. Vachharajani, R. Rangan, E. Raman, M. J. Bridges, G. Ottoni, and D. I. August, "Speculative Decoupled Software Pipelining," in PACT '07, pp. 49--59, IEEE Computer Society, 2007.

Digital Library

Cited By

Naderlinger A(2019)Harnessing Concurrency in Synchronous Block Diagrams to Parallelize Simulation on Multi-Core Hosts2019 Winter Simulation Conference (WSC)10.1109/WSC40007.2019.9004866(702-713)Online publication date: Dec-2019
https://doi.org/10.1109/WSC40007.2019.9004866
Görür BÇalli A(2017)Semi-automatic parallelization of simulations with model transformation techniquesProceedings of the Symposium on Model-driven Approaches for Simulation Engineering10.5555/3108244.3108246(1-12)Online publication date: 23-Apr-2017
https://dl.acm.org/doi/10.5555/3108244.3108246
Tuncali CFainekos GLee Y(2016)Automatic Parallelization of Multirate Block Diagrams of Control Systems on Multicore PlatformsACM Transactions on Embedded Computing Systems10.1145/295005516:1(1-26)Online publication date: 13-Oct-2016
https://dl.acm.org/doi/10.1145/2950055
Show More Cited By

Index Terms

Automatic parallelization of simulink applications
1. Software and its engineering
  1. Software notations and tools
    1. Compilers
    2. General programming languages
      1. Language features
        Concurrent programming structures

Recommendations

Speculative parallelization using software multi-threaded transactions
ASPLOS XV: Proceedings of the fifteenth International Conference on Architectural support for programming languages and operating systems

With the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades. While many scientific programs can be parallelized without speculative ...
Read More
Speculative parallelization using software multi-threaded transactions
ASPLOS '10

With the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades. While many scientific programs can be parallelized without speculative ...
Read More
Speculative parallelization using software multi-threaded transactions
ASPLOS '10

With the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades. While many scientific programs can be parallelized without speculative ...
Read More

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CGO '10: Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization

April 2010

300 pages

ISBN:9781605586359

DOI:10.1145/1772954

General Chairs:
Andreas Moshovos
University of Toronto
,
Greg Steffan
University of Toronto
,
Program Chairs:
Kim Hazelwood
University of Virginia
,
David Kaeli
Northeastern University

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

IEEE CS uArch

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 April 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

CGO '10

Sponsor:

CGO '10: 8th Annual IEEE/ ACM International Symposium on Code Generation and Optimization

April 24 - 28, 2010

Ontario, Toronto, Canada

Acceptance Rates

Overall Acceptance Rate 312 of 1,061 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
640
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Other Metrics

View Author Metrics

Citations

Cited By

Naderlinger A(2019)Harnessing Concurrency in Synchronous Block Diagrams to Parallelize Simulation on Multi-Core Hosts2019 Winter Simulation Conference (WSC)10.1109/WSC40007.2019.9004866(702-713)Online publication date: Dec-2019
https://doi.org/10.1109/WSC40007.2019.9004866
Görür BÇalli A(2017)Semi-automatic parallelization of simulations with model transformation techniquesProceedings of the Symposium on Model-driven Approaches for Simulation Engineering10.5555/3108244.3108246(1-12)Online publication date: 23-Apr-2017
https://dl.acm.org/doi/10.5555/3108244.3108246
Tuncali CFainekos GLee Y(2016)Automatic Parallelization of Multirate Block Diagrams of Control Systems on Multicore PlatformsACM Transactions on Embedded Computing Systems10.1145/295005516:1(1-26)Online publication date: 13-Oct-2016
https://dl.acm.org/doi/10.1145/2950055
Huang KXiu SYu MZhang XYan RYan XLiu Z(2015)Software Pipeline–Based Partitioning Method with Trade-Off between Workload Balance and Communication OptimizationETRI Journal10.4218/etrij.15.0114.050237:3(562-572)Online publication date: 1-Jun-2015
https://doi.org/10.4218/etrij.15.0114.0502
Tuncali CFainekos GLee Y(2015)Automatic Parallelization of Simulink Models for Multi-core ArchitecturesProceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and Systems10.1109/HPCC-CSS-ICESS.2015.232(964-971)Online publication date: 24-Aug-2015
https://dl.acm.org/doi/10.1109/HPCC-CSS-ICESS.2015.232
Umeda DSuzuki TMikami HKimura KKasahara H(2015)Multigrain Parallelization for Model-Based Design Applications Using the OSCAR CompilerRevised Selected Papers of the 28th International Workshop on Languages and Compilers for Parallel Computing - Volume 951910.1007/978-3-319-29778-1_8(125-139)Online publication date: 9-Sep-2015
https://dl.acm.org/doi/10.1007/978-3-319-29778-1_8
Andión JArenaz MRodríguez GTouriño JCorporaal HStuijk S(2014)A parallelizing compiler for multicore systemsProceedings of the 17th International Workshop on Software and Compilers for Embedded Systems10.1145/2609248.2609254(138-141)Online publication date: 10-Jun-2014
https://dl.acm.org/doi/10.1145/2609248.2609254
Wang JBahulkar KPonomarev DAbu-Ghazaleh NLoper MWainer G(2013)Can PDES scale in environments with heterogeneous delays?Proceedings of the 1st ACM SIGSIM Conference on Principles of Advanced Discrete Simulation10.1145/2486092.2486098(35-46)Online publication date: 19-May-2013
https://dl.acm.org/doi/10.1145/2486092.2486098
Liu XZhao RHan LLiu P(2013)An Automatic Parallel-Stage Decoupled Software Pipelining Parallelization Algorithm Based on OpenMPProceedings of the 2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications10.1109/TrustCom.2013.227(1825-1831)Online publication date: 16-Jul-2013
https://dl.acm.org/doi/10.1109/TrustCom.2013.227
Liu XZhao RHan L(2013)A Compile-Time Cost Model for Automatic OpenMP Decoupled Software Pipelining ParallelizationProceedings of the 2013 14th ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing10.1109/SNPD.2013.8(253-260)Online publication date: 1-Jul-2013
https://dl.acm.org/doi/10.1109/SNPD.2013.8
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents