research-article

NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime

Authors:

Mehmet Basoglu,

Michael Orshansky,

Mattan ErezAuthors Info & Claims

ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

Pages 253 - 258

https://doi.org/10.1145/1840845.1840898

Published: 18 August 2010 Publication History

Abstract

Scaling process technology necessitates the introduction of wide design-time guard bands that ensure lifetime reliability as circuits wear out over time. In this paper, we show how to utilize this knowledge of the guard band and a predictive model to absolutely improve processor power consumption and lifetime without impacting the processor performance against Negative Bias Temperature Instability (NBTI) degradation. For the first time, we evaluate the long-term potential and impact of NBTI-aware job-to-core mapping quantitatively and account for process variations in the system. Our approach saves up to 16% of the dynamic energy consumed and improve lifetime by two years.

References

[1]

A. Tiwari and J. Torrellas, "Facelift: Hiding and Slowing Down Aging in Multicores," in MICRO-41.

[2]

L. Zhang and R. P. Dick, "Scheduled Voltage Scaling for Increasing Lifetime in the Presence of NBTI," in ASP-DAC 2009.

Digital Library

[3]

J. Keane, T. Kim, and C. H. Kim, "An on-chip NBTI sensor for measuring PMOS threshold voltage degradation," in ISLPED '07.

Digital Library

[4]

Z. Qi and M. R. Stan, "NBTI resilient circuits using adaptive body biasing," in GLSVLSI '08.

Digital Library

[5]

K. Stawiasz, K. A. Jenkins, P.-F. Lu, "On-Chip circuit for monitoring frequency degradation due to NBTI," in IRPS 2008.

[6]

F. Paterna et al., "Adaptive Idleness Distribution for Non-Uniform Aging Tolerance in MultiProcessor Systems-on-Chip," in DATE '09.

Digital Library

[7]

J. Abella, X. Vera, and A. Gonzalez, "Penelope: The NBTI-Aware Processor," in MICRO-40.

[8]

M. A. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," in Microelectronics Reliability, vol. 45, no. 1. Jan. 2005.

[9]

S. Bhardwaj et al., "Predictive Modeling of the NBTI Effect for Reliable Design," in CICC '06.

[10]

M. Ershov et al., "Degradation dynamics, recovery, and characterization of negative bias temperature instability," in Microelectronics Reliability, vol. 45, no. 1. Jan. 2005.

[11]

K. Constantinides et al., "BulletProof: a defect-tolerant CMP switch architecture," in HPCA '06.

[12]

D. Ernst et al., "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," in MICRO-36.

[13]

S. Shyam et al., "Ultra Low-Cost Defect Protection for Microprocessor Pipelines," in ASPLOS 2006.

Digital Library

[14]

J. Sartori and R. Kumar, "Characterizing the Voltage Scaling Limitations of Razor-based Designs," Coordinated Science Laboratory, The University of Illinois at Urbana-Champaign, Champaign, IL, Tech. Rep. 2009.

[15]

S. Ghosh, S. Bhunia, and K. Roy, "CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation," in TCAD, vol. 26, no. 11. Nov. 2007.

Digital Library

[16]

B. Zhang, and M. Orshansky, "Modeling of NBTI-Induced PMOS Degradation under Arbitrary Dynamic Temperature Variation," in ISQED 2008.

Digital Library

[17]

B. Zhang, "Online Circuit Reliability Monitoring," in GLSVLSI '09. ACM, New York, NY, 221--226.

Digital Library

[18]

J. Hicks et al., "45nm Transistor Reliability," in Intel Technology Journal, vol. 12, no. 2. Jun. 2007.

[19]

W. Kim, M. S. Gupta, G.-Y. Wei, D. Brooks, "System level analysis of fast, per-core DVFS using on-chip switching regulators," in HPCA '08.

[20]

Intel Corporation, "Intel Core i7-900 Desktop Processor Extreme Edition Series and Intel Core i7--900 Desktop Processor Series Datasheet," vol. 1, rev. 3. Oct. 2009.

[21]

I. Wagner and V. Bertacco, "Reversi: Post-silicon validation system for modern micro-processors," in ICCD 2008.

[22]

ITRS, "Overall Roadmap Technology Characteristics." 2008.

[23]

M. Royd et al., "System power management support in the IBM POWER6 microprocessor," in IBM Journal of Research & Development, vol. 51, no. 6. Nov. 2007.

Digital Library

[24]

SPEC, "SPEC CPU2006." Jun. 2008.

[25]

U. Lublin and D. G. Feitelson, "The Workload on Parallel Supercomputers: Modeling the Characteristics of Rigid Jobs," in Journal of Parallel & Distributed Computing, vol. 63, no. 11. Nov. 2003.

Digital Library

Cited By

Chen YWang CLin IChen ZSchlichtmann U(2024)Aging-Aware Energy-Efficient Task Deployment of Heterogeneous Multicore SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.332316343:5(1580-1593)Online publication date: May-2024
https://doi.org/10.1109/TCAD.2023.3323163
Ansari MSafari SRohbani NEjlali AAl-Hashimi B(2023)Power-Efficient and Aging-Aware Primary/Backup Technique for Heterogeneous Embedded SystemsIEEE Transactions on Sustainable Computing10.1109/TSUSC.2023.32821648:4(715-726)Online publication date: Oct-2023
https://doi.org/10.1109/TSUSC.2023.3282164
Rossi DTenentes V(2022)Run-Time Thermal Management for Lifetime Optimization in Low-Power DesignsElectronics10.3390/electronics1103041111:3(411)Online publication date: 29-Jan-2022
https://doi.org/10.3390/electronics11030411
Show More Cited By

Index Terms

NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime
1. Hardware
  1. Very large scale integration design
    1. VLSI system specification and constraints

Recommendations

Modeling and minimization of PMOS NBTI effect for robust nanometer design
DAC '06: Proceedings of the 43rd annual Design Automation Conference

Negative bias temperature instability (NBTI) has become the dominant reliability concern for nanoscale PMOS transistors. In this paper, a predictive model is developed for the degradation of NBTI in both static and dynamic operations. Model scalability ...
NBTI-Aware Design of Integrated Circuits: A Hardware-Based Approach for Increasing Circuits' Life Time

Advances in CMOS technology have made possible the increase of integrated circuit's density, which impacts directly on the circuit's performance. However, technology scaling poses some reliability concerns that directly affect the circuit's lifetime. ...
NBTI-aware sleep transistor design for reliable power-gating
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSI

Negative Bias Temperature Instability (NBTI) has been regarded as most important source of reliability of CMOS devices, and specifically pMOS transistors.

In this work we focus on the NBTI-induced degradation of sleep transistor cells More in details we ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

August 2010

458 pages

ISBN:9781450301466

DOI:10.1145/1840845

General Chairs:
Vojin Oklobdzija
University of Texas, Dallas
,
Barry Pangle
Mentor Graphics
,
Naehyuck Chang
Seoul National University
,
Program Chairs:
Naresh Shanbhag
University of Illinois at Urbana-Champaign
,
Chris H. Kim
University of Minnesota

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

In-Cooperation

IEEE CAS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 August 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ISLPED'10

Sponsor:

SIGDA

ISLPED'10: International Symposium on Low Power Electronics and Design

August 18 - 20, 2010

Texas, Austin, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

46
Total Citations
View Citations
480
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 30 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

Chen YWang CLin IChen ZSchlichtmann U(2024)Aging-Aware Energy-Efficient Task Deployment of Heterogeneous Multicore SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.332316343:5(1580-1593)Online publication date: May-2024
https://doi.org/10.1109/TCAD.2023.3323163
Ansari MSafari SRohbani NEjlali AAl-Hashimi B(2023)Power-Efficient and Aging-Aware Primary/Backup Technique for Heterogeneous Embedded SystemsIEEE Transactions on Sustainable Computing10.1109/TSUSC.2023.32821648:4(715-726)Online publication date: Oct-2023
https://doi.org/10.1109/TSUSC.2023.3282164
Rossi DTenentes V(2022)Run-Time Thermal Management for Lifetime Optimization in Low-Power DesignsElectronics10.3390/electronics1103041111:3(411)Online publication date: 29-Jan-2022
https://doi.org/10.3390/electronics11030411
Rathore VChaturvedi VSingh ASrikanthan TShafique M(2021)Longevity Framework: Leveraging Online Integrated Aging-Aware Hierarchical Mapping and VF-Selection for Lifetime Reliability Optimization in Manycore ProcessorsIEEE Transactions on Computers10.1109/TC.2020.300657170:7(1106-1119)Online publication date: 1-Jul-2021
https://doi.org/10.1109/TC.2020.3006571
van Santen VAmrouch HHenkel J(2019)Modeling and Evaluating the Gate Length Dependence of BTIIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2018.288585066:9(1527-1531)Online publication date: Sep-2019
https://doi.org/10.1109/TCSII.2018.2885850
Chen YLin IKe J(2019)ROAD: Improving Reliability of Multi-core System via Asymmetric Aging2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD45719.2019.8942178(1-8)Online publication date: Nov-2019
https://doi.org/10.1109/ICCAD45719.2019.8942178
Rossi DTenentes VReddy SAl-Hashimi BBrown A(2018)Exploiting Aging Benefits for the Design of Reliable Drowsy Cache MemoriesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.272939937:7(1345-1357)Online publication date: Jul-2018
https://doi.org/10.1109/TCAD.2017.2729399
Seok MKinget PYang TLi JKim D(2018)Recent advances in in-situ and in-field aging monitoring and compensation for integrated circuits: Invited paper2018 IEEE International Reliability Physics Symposium (IRPS)10.1109/IRPS.2018.8353612(5C.1-1-5C.1-6)Online publication date: Mar-2018
https://doi.org/10.1109/IRPS.2018.8353612
Kachave DSengupta ANeema SSri Harsha P(2018)Effect of NBTI stress on DSP cores used in CE devices: threat model and performance estimationIET Computers & Digital Techniques10.1049/iet-cdt.2018.508112:6(268-278)Online publication date: 3-Oct-2018
https://doi.org/10.1049/iet-cdt.2018.5081
Saha SBasu PRajamanikkam CBal AChakraborty KRoy S(2017)SSAGAACM Transactions on Design Automation of Electronic Systems10.1145/301416322:3(1-20)Online publication date: 21-Apr-2017
https://dl.acm.org/doi/10.1145/3014163
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents