Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/196244.196452acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

Random generation of test instances for logic optimizers

Published: 06 June 1994 Publication History
  • Get Citation Alerts
  • First page of PDF

    References

    [1]
    R. K. BRAYTON, R. RUDELL, A. L. SANGIOVANNI- VINCENTELLI, AND A. R. WANG, "Mis: A multiplelevel logic optimization system," IEEE Trans. CAD, 6, pp. 1062-1081, 1987.
    [2]
    K. HINO AND K. IWAMA,"On a complete set of basic operations to transform between equivalent switching circuit," Technical Report of the Institute of Electronics, Information and Communication Engineers, COMP92-67 (1992-11) (i. J~p~.~).
    [3]
    K. IWAMA, H. ABETA, AND E. MIYANO, "Random generation of satisfiable and unsatisfiable CNF predicates," in Proc. 12th IFIP World Computer Congress, pp. 322-328, 1992.
    [4]
    S. MUROGA, Y. KAMBAYASHI, H. C. LAI, AND J. N. CULLINEY, "The Transduction method- Design of logic networks based on permissible functions," IEEE Trans. Comput. 38, 10, 1989.
    [5]
    D. MITCHELL, B. SELMAN, AND H. LEVESQUE, "Hard and easy distributions of SAT problems," in Proc. 10th National Conference on Artificial Intelligence, pp. 459- 465, 1992.
    [6]
    E. M. SENTOVICH, K. J. SINGH, et al., "SIS: A system for sequential circuit synthesis," Memorandum No. UCB/ERL M92/41, 1992.
    [7]
    G. TINHOFER, "Generating graphs uniformly at random," in Computational graph theory, pp. 235-255, Springer, 1990.
    [8]
    S. YANG, "Logic synthesis and optimization Benchmarks user guide version 3.0," in 1991 MCNC International Workshop on Logic Synthesis.

    Cited By

    View all
    • (2022)Scalable Synthetic Circuit Generation using Geometry Embedding for CAD Tool Assessment2022 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS48785.2022.9937638(3239-3243)Online publication date: 28-May-2022
    • (2021)Tailoring Job Shop Scheduling Problem Instances Through Unified Particle Swarm OptimizationIEEE Access10.1109/ACCESS.2021.30764269(66891-66914)Online publication date: 2021
    • (2006)Synthetic circuit generation using clustering and iterationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2004.82813223:6(869-887)Online publication date: 1-Nov-2006
    • Show More Cited By

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '94: Proceedings of the 31st annual Design Automation Conference
    June 1994
    739 pages
    ISBN:0897916530
    DOI:10.1145/196244
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 06 June 1994

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Article

    Conference

    DAC94
    Sponsor:
    DAC94: The 31st ACM/IEEE-CAS/EDAC Design Automation Conference
    June 6 - 10, 1994
    California, San Diego, USA

    Acceptance Rates

    DAC '94 Paper Acceptance Rate 100 of 260 submissions, 38%;
    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)8
    • Downloads (Last 6 weeks)4
    Reflects downloads up to 26 Jul 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2022)Scalable Synthetic Circuit Generation using Geometry Embedding for CAD Tool Assessment2022 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS48785.2022.9937638(3239-3243)Online publication date: 28-May-2022
    • (2021)Tailoring Job Shop Scheduling Problem Instances Through Unified Particle Swarm OptimizationIEEE Access10.1109/ACCESS.2021.30764269(66891-66914)Online publication date: 2021
    • (2006)Synthetic circuit generation using clustering and iterationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2004.82813223:6(869-887)Online publication date: 1-Nov-2006
    • (2006)Optimality and scalability study of existing placement algorithmsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2004.82587023:4(537-549)Online publication date: 1-Nov-2006
    • (2006)Automatic generation of synthetic sequential benchmark circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2002.80045621:8(928-940)Online publication date: 1-Nov-2006
    • (2006)Generating synthetic benchmark circuits for evaluating CAD toolsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/43.86364119:9(1011-1022)Online publication date: 1-Nov-2006
    • (2006)Characterization and parameterized generation of synthetic combinational benchmark circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/43.72891917:10(985-996)Online publication date: 1-Nov-2006
    • (2004)A new generation of ISCAS benchmarks from formal verification of high-level microprocessors2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)10.1109/ISCAS.2004.1329500(V-213-V-216)Online publication date: 2004
    • (2003)Verifying the correctness of FPGA logic synthesis algorithmsProceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays10.1145/611817.611837(127-135)Online publication date: 23-Feb-2003
    • (2003)Optimality and scalability study of existing placement algorithmsProceedings of the 2003 Asia and South Pacific Design Automation Conference10.1145/1119772.1119914(621-627)Online publication date: 21-Jan-2003
    • Show More Cited By

    View Options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Get Access

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media