research-article

A design methodology for the automatic sizing of standard-cell libraries

Authors:

Christian Pilato,

Fabrizio Ferrandi,

Davide PandiniAuthors Info & Claims

GLSVLSI '11: Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI

Pages 151 - 156

https://doi.org/10.1145/1973009.1973040

Published: 02 May 2011 Publication History

Abstract

Current EDA tools are often based on standard-cell libraries for the design of modern complex systems-on-chip. In general, there are opposite trends to compact and extend the standard cell libraries, and to move towards custom libraries, highly optimized for specific goals (e.g., area, timing or power consumption) or designs. We thus propose a design methodology for library sizing that combines decimation strategies and generation of cell variants. The proposed methodology is based on Simulated Annealing, also integrating heuristic principles to efficiently guide the exploration process. The approach has been validated on a set of common benchmarks for logic synthesis, demonstrating interesting results, specially when starting from a relative small initial library.

References

[1]

ITC'99 Web page. Available at: http://www.cad.polito.it/tools/itc99.html.

[2]

Nangate Library Creator. http://www.nangate.com.

[3]

Design Compiler User's Manual, 2008. Synopsys Inc.

[4]

R. Afonso, M. Rahman, H. Tennakoon, and C. Sechen. Power efficient standard cell library design. In Proceedings of the Circuits and Systems Workshop (DCAS), pages 1--4, 2009.

[5]

N. Dragone, C. Guardiani, R. Zafalon, and P. Meier. An innovative methodology for the design automation of low power libraries. In Proc. Int. Workshop Power and Timing Models, Optimization and Simulation (PATMOS), 1998.

[6]

N. M. Duc and T. Sakurai. Compact yet high performance (CyHP) library for short time-to-market with new technologies. In Proceedings of ASP-DAC 2000, pages 475--480, 2000.

Digital Library

[7]

C. Fisher, R. Blankenship, J. Jensen, T. Rossman, and K. Svilich. Optimization of standard cell libraries for low power, high speed, or minimal area designs. In Proceedings of the IEEE Custom Integrated Circuits Conference, pages 493--496, 1996.

[8]

B. Guan and C. Sechen. Large standard cell libraries and their impact on layout area and circuit performance. In Proceedings of ICCD '96, pages 378 --383, 1996.

Digital Library

[9]

S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by Simulated Annealing. Science, Number 4598, 13 May 1983, 220, 4598:671--680, 1983.

[10]

Nangate. 45nm Open Cell Library v1.3. http://www.nangate.com. 2009.

[11]

C. Pilato, F. Ferrandi, and D. Pandini. A fast heuristic for extending standard cell libraries with regular macro cells. Proceedings of the IEEE Annual Symposium on VLSI (ISVLSI), pages 23--28, 2010.

Digital Library

[12]

A. Ricci, I. De Munari, and P. Ciampolini. An evolutionary approach for standard-cell library reduction. In Proceedings of the 17th ACM Great Lakes symposium on VLSI (GLSVLSI), pages 305--310, 2007.

Digital Library

[13]

K. Scott and K. Keutzer. Improving cell libraries for synthesis. In Proc. of the IEEE Custom Integrated Circuits Conference, pages 128 --131, May 1994.

[14]

J. E. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W. R. Davis, P. D. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, and R. Jenkal. Freepdk: An open-source variation-aware design kit. In Proceedings of MSE '07, pages 173--174, 2007.

Digital Library

[15]

J. sun Seo, I. L. Markov, D. Sylvester, and D. Blaauw. On the decreasing significance of large standard cells in technology mapping. In Proceedings of ICCAD '08, pages 116--121, 2008.

Digital Library

Cited By

Li YZhao JLiu YWang G(2023)A Comprehensive Study on the Design Methodology of Level Shifter CircuitsIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2022.321398170:1(302-314)Online publication date: Jan-2023
https://doi.org/10.1109/TCSI.2022.3213981
Conceicao CPosser GReis R(2016)Reducing the number of transistors with gate clustering2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)10.1109/LASCAS.2016.7451035(163-166)Online publication date: Feb-2016
https://doi.org/10.1109/LASCAS.2016.7451035

Index Terms

A design methodology for the automatic sizing of standard-cell libraries
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
    2. Logic synthesis
      1. Circuit optimization

Recommendations

Nanometer-scale standard cell library for enhanced redundant via1 insertion rate
GLSVLSI '11: Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI

Despite the rapid advances in process technology, via failure is still problematic in nanometer-scale semiconductor manufacturing. Adding redundant vias is the typical approach for improving yield and reliability. Standard cells are essential for ...
Legalization algorithm for multiple-row height standard cell design
DAC '16: Proceedings of the 53rd Annual Design Automation Conference

Typical standard cell placement algorithms assume that all cells are of the same height such that cells can be aligned along the placement rows. However, modern standard cell designs are getting more complicated and multiple-row height cell becomes more ...
Jezz: An Effective Legalization Algorithm for Minimum Displacement
SBCCI '15: Proceedings of the 28th Symposium on Integrated Circuits and Systems Design

In this paper, we present a new method for circuit legalization called Jezz, which is, on average, 42.7% better than the classic legalization algorithm Tetris in terms of overall cell displacement, and 2.4% better than Abacus, a legalization algorithm ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '11: Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI

May 2011

496 pages

ISBN:9781450306676

DOI:10.1145/1973009

General Chairs:
David Atienza
EPFL, Switzerland
,
Yuan Xie
Penn State University, USA
,
Program Chairs:
Jose L. Ayala
Federal University of Pernambuco, Brazil
,
Ken Stevens
University of Utah, USA

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

In-Cooperation

IEEE CEDA
IEEE CASS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 May 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GLSVLSI '11

Sponsor:

SIGDA

GLSVLSI '11: Great Lakes Symposium on VLSI 2011

May 2 - 4, 2011

Lausanne, Switzerland

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
287
Total Downloads

Downloads (Last 12 months)16
Downloads (Last 6 weeks)3

Reflects downloads up to 22 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Li YZhao JLiu YWang G(2023)A Comprehensive Study on the Design Methodology of Level Shifter CircuitsIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2022.321398170:1(302-314)Online publication date: Jan-2023
https://doi.org/10.1109/TCSI.2022.3213981
Conceicao CPosser GReis R(2016)Reducing the number of transistors with gate clustering2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)10.1109/LASCAS.2016.7451035(163-166)Online publication date: Feb-2016
https://doi.org/10.1109/LASCAS.2016.7451035

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents