research-article

Efficient routing implementation in complex systems-on-chip designs

Authors:

Marcello Coppola,

Riccardo LocatelliAuthors Info & Claims

NOCS '11: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip

Pages 1 - 8

https://doi.org/10.1145/1999946.1999948

Published: 01 May 2011 Publication History

Abstract

In application-specific SoCs, the irregularity of the topology ends up in a complex implementation of the routing algorithm, usually relying on routing tables implemented with memory structures. As system size increases, the routing table increases in size with non-negligible impact on power, area and latency overheads. In this paper we present a routing implementation for application-specific SoCs able to implement in an efficient manner (without requiring routing tables and using a small logic block in every switch) a routing algorithm in these irregular networks. The mechanism relies on a tool that maps the initial irregular topology of the SoC system into a logical regular structure where the mechanism can be applied. We provide details on the mapping tool as well the proposed routing mechanism. Evaluation results show the effectiveness of the mapping tool as well as the low area and timing requirements of the mechanism. With the mapping tool and the routing mechanism complex irregular SoC topologies can now be supported without the use of routing tables.

References

[1]

L. Benini and G. De Micheli, Networks on Chips: Technology and Tools. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2006.

Digital Library

[2]

J. Flich and D. Bertozzi, Designing Network On-Chip Architectures in the Nanoscale Era. Boca Raton, FL, USA: CRC Press, Inc., 2010.

Digital Library

[3]

J. Duato, S. Yalamanchili, and N. Lionel, Interconnection Networks: An Engineering Approach. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2002.

Digital Library

[4]

A. Duller, D. Towner, G. Panesar, A. Gray, and W. Robbins, "Picoarray technology: The tool's story," in DATE '05: Proceedings of the conference on Design, Automation and Test in Europe. IEEE Computer Society, 2005, pp. 106--111.

Digital Library

[5]

D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C. Miao, J. F. Brown III, and A. Agarwal, "On-chip interconnection architecture of the tile processor," IEEE Micro, vol. 27, no. 5, pp. 15--31, September/October 2007.

Digital Library

[6]

Z. Yu, M. Meeuwsen, R. Apperson, O. Sattari, M. Lai, J. Webb, E. Work, T. Mohsenin, M. Singh, and B. M. Baas, "An asynchronous array of simple processors for dsp applications," in IEEE International Solid-State Circuits Conference, (ISSCC '06), Feb. 2006, pp. 428--429.

[7]

M. Coppola, M. D. Grammatikakis, R. Locatelli, G. Maruccia, and L. Pieralisi, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC. Boca Raton, FL, USA: CRC Press, Inc., 2008.

Digital Library

[8]

I. Arteris, "Arteris noc," http://www.arteris.com/, 2010, {Online; accessed 31-August-2010}.

[9]

D. Wingard, "Micronetwork-based integration for socs," in In Proceedings of the 38th Design Automation Conference, 2001, pp. 673--677.

Digital Library

[10]

A. Ltd., "The advanced microcontroller bus architecture (amba)," http://www.arm.com/products/system-ip/amba/, 2010, {Online; accessed 01-September-2010}.

[11]

J. Flich, S. Rodrigo, J. Duato, S. Medardoni, and D. Bertozzi, "Efficient implementation of distributed routing algorithms for nocs," in IET Computers and Digital Techniques. IET, 2009, pp. 460--475.

[12]

M. K. F. Schafer, T. Hollstein, H. Zimmer, and M. Glesner, "Deadlock-free routing and component placement for irregular mesh-based networks-on-chip," in Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design (ICCAD '05). IEEE Computer Society, 2005, pp. 238--245.

Digital Library

[13]

Bolotin, E., Cidon, I., Ginosar, R., and Kolodny, A., "Efficient routing in irregular topology nocs," Israel Institute of Technology, Technion Department of Electrical Engineering, Tech. Rep. CCIT 554, 2005.

[14]

I. Loi, F. Angiolini, and L. Benini, "Synthesis of low-overhead configurable source routing tables for network interfaces." in DATE. IEEE, 2009, pp. 262--267.

Digital Library

[15]

D. Gelernter, "A dag-based algorithm for prevention of store-and-forward deadlock in packet networks," IEEE Trans. Comput., vol. 30, pp. 709--715, October 1981.

Digital Library

[16]

S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato, "Addressing manufacturing challenges with cost-efficient fault tolerant routing," in Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, ser. NOCS '10. IEEE Computer Society, 2010, pp. 25--32.

Digital Library

[17]

Flich, J., Mejia, A., López, P., and Duato, J., "Region-based routing: an efficient routing mechanism to tackle unreliable hardware in networks on chip," in 1st ACM/IEEE Int. Symp. Networks on Chip (ISNOC), 2007.

Digital Library

[18]

S. Rodrigo, J. Flich, J. Duato, and M. Hummel, "Efficient unicast and multicast support for cmps," in Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International Symposium on, 2008, pp. 364--375.

Digital Library

Cited By

Linares-Aranda MGonzález-Díaz OCortés-Hernández DTorres-Torres R(2018)Semiempirical Model for IC Interconnects Considering the Coupling Between the Signal Trace and the Ground PlaneCircuits, Systems, and Signal Processing10.1007/s00034-017-0742-z37:9(3888-3902)Online publication date: 1-Sep-2018
https://dl.acm.org/doi/10.1007/s00034-017-0742-z
Millo JKofman ESimone R(2015)Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core ArchitecturesACM Transactions on Embedded Computing Systems10.1145/270008114:3(1-25)Online publication date: 21-Apr-2015
https://dl.acm.org/doi/10.1145/2700081
Xiang DYu ZWu J(2013)Deadlock-Free Fully Adaptive Routing in Irregular Networks without Virtual ChannelsProceedings of the 2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications10.1109/TrustCom.2013.120(983-990)Online publication date: 16-Jul-2013
https://dl.acm.org/doi/10.1109/TrustCom.2013.120
Show More Cited By

Recommendations

Efficient Routing in Heterogeneous SoC Designs with Small Implementation Overhead

In application-specific SoCs, the irregularity of the topology ends up in a complex and customized implementation of the routing algorithm, usually relying on routing tables implemented with memory structures at source end nodes. As system size ...
ParIS: a parameterizable interconnect switch for networks-on-chip
SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system design

Networks-on-Chip (NoCs) emerge as the solution for the problem of interconnecting cores (or IPs) in Systems-on-Chip (SoCs) which require reusable and scalable communication architectures. The building block of a NoC is its router (or switch), whose ...
Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design

Networks-on-chip (NoCs) are communication architecture alternatives for complex Systems-on-Chip (SoCs) designs, due to their high scalability and bandwidth. In this paper, we consider a heterogeneous NoC as an alternative to match performance and energy ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

NOCS '11: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip

May 2011

282 pages

ISBN:9781450307208

DOI:10.1145/1999946

General Chairs:
Radu Marculescu
CMU
,
Mike Kishinevsky
Intel
,
Program Chairs:
Ran Ginosar
Technion, Israel
,
Karam S. Chatha
Arizona State University

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Federación Española de Enfermedades Raras

Conference

NOCS'11

Sponsor:

NOCS'11: International Symposium on Networks-on-Chips

May 1 - 4, 2011

Pennsylvania, Pittsburgh

Acceptance Rates

Overall Acceptance Rate 14 of 44 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
138
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 08 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Linares-Aranda MGonzález-Díaz OCortés-Hernández DTorres-Torres R(2018)Semiempirical Model for IC Interconnects Considering the Coupling Between the Signal Trace and the Ground PlaneCircuits, Systems, and Signal Processing10.1007/s00034-017-0742-z37:9(3888-3902)Online publication date: 1-Sep-2018
https://dl.acm.org/doi/10.1007/s00034-017-0742-z
Millo JKofman ESimone R(2015)Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core ArchitecturesACM Transactions on Embedded Computing Systems10.1145/270008114:3(1-25)Online publication date: 21-Apr-2015
https://dl.acm.org/doi/10.1145/2700081
Xiang DYu ZWu J(2013)Deadlock-Free Fully Adaptive Routing in Irregular Networks without Virtual ChannelsProceedings of the 2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications10.1109/TrustCom.2013.120(983-990)Online publication date: 16-Jul-2013
https://dl.acm.org/doi/10.1109/TrustCom.2013.120
Yu QCano JFlich JAmpadu P(2012)Transient and Permanent Error Control for High-End Multiprocessor Systems-on-ChipProceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip10.1109/NOCS.2012.27(169-176)Online publication date: 9-May-2012
https://dl.acm.org/doi/10.1109/NOCS.2012.27

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten