Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2107763.2107774acmotherconferencesArticle/Chapter ViewAbstractPublication PagesinaConference Proceedingsconference-collections
research-article

Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach

Published: 25 January 2012 Publication History

Abstract

The trend in computing architectures is currently replacing complex superscalar architectures with meshes of small homogeneous processing units connected by an on-chip network. This trend is mostly driven by inherent silicon technology frontiers, which are getting as closer as the process densities levels increase. The number of cores to be integrated in a single chip is rapidly increasing in the coming years, moving from multi-core to many-core architectures. This trend requires a global rethinking of software and hardware design approaches. Multi-core architectures are nowadays prevalent in general purpose computing and in high performance computing and more scalable multi-core architectures are and will be widely adopted for high-end graphics and media processing, e.g. IBM Cell BE, NVIDIA Fermi, SUN Niagara and Tilera TILE64.
The 2PARMA project focuses on the flexible family of parallel and scalable computing processors, which we call Many-core Computing Fabric (MCCF) Template, composed of many homogeneous processing cores interconnected by an on-chip mesh as shown in Figure 1.
The 2PARMA project aims at providing parallel programming models and run-time resource management techniques to exploit the features of many-core processor architectures, by focusing on the definition of parallel programming models that combine component-based and single-instruction multiple-thread approaches, instruction set virtualisation based on portable bytecode, run-time resource management policies and mechanisms as well as design space exploration methodologies for Many-core Computing Fabrics.
The above scientific and technical objectives are intended to meet some of the main challenges in computing system research, i.e., to improve performance by providing software programmability techniques to exploit the hardware parallelism; to provide efficient management of power/performance trade-offs through runtime resource management and optimisation; to improve system reliability, mainly in terms of lifetime and yield of hardware components by providing transparent resource reconfiguration and instruction set virtualisation; to increase the productivity of the process of developing parallel software by using semi-automatic parallelism extraction techniques and extending the OpenCL programming paradigm for parallel computing systems.
The main topics investigated within the 2PARMA project are related to the analysis and development of the complete software layer able to exploit the features of future many-core processor architectures. In this context, the programmability of Many-core Computing Fabrics at both the programming language and Operating System level plays an important role. On one hand, it leverages the increasingly popular Component-Based Software Engineering (CBSE) and develops parallelism extraction techniques to identify opportunities for parallelisation in the design phase; 2PARMA then introduces extensions of existing standards for parallel programming, such as OpenCL, to express data parallelism for Many-core Computing Fabrics. On the Operating System level, 2PARMA provides the means to define and deploy peripherals to the Many-core Computing Fabric, preserving isolation among them and efficient communication between host and Computing Fabric. The 2PARMA intends providing developers with comfortable tools and programming environments aiming at increasing software cycles productivity with respect to current, mainly manual, methodologies.
Given the opportunities for adaptation of the application to the available resources, 2PARMA develops intelligent policies to manage the system resources taking into account the Quality-of-Service (QoS) requirements imposed by the user to each application, while optimising the resource usage for system-wide performance and energy goals. 2PARMA project aims at supporting efficient and optimal tasks, data and devices managements, able to dynamically adapting to the changing context, while reducing as much as possible the system power consumption with respect to conventional power management strategies.
Finally, continuous adaptation and runtime management require large amount of information on the system and the applications to take effective and timely decisions. 2PARMA goes beyond traditional design space exploration (DSE) by defining a methodology to provide synthetic information about the points of operation of each application with respect to the subsets of resources available. Design space exploration methodologies developed in 2PARMA provide also architectural customisation to support parallel programming models, especially communication and memory mapping.

References

[1]
J. Ansari, X. Zhang, A. Achtzehn, M. Petrova, and P. Mähönen. A Flexible MAC Development Framework for Cognitive Radio Systems. In IEEE WCNC, 2011.
[2]
Castrillon, J., et al. Component-based Waveform Development: the Nucleus Tool Flow for Efficient and Portable SDR. In 2010 Wireless Innovation Conference and Product Exposition (SDR'10)., Washington D. C., USA, Dec 2010.
[3]
V. Derudder, B. Bougard, A. Couvreur, A. Dewilde, S. Dupont, L. Folens, L. Hollevoet, F. Naessens, D. Novo, P. Raghavan, T. Schuster, K. Stinkens, J.-W. Weijers, and L. Van der Perre. A 200mbps + 2.14nj/b digital baseband multi processor system-on-chip for sdrs. In VLSI Circuits, 2009 Symposium on, pages 292--293, june 2009.
[4]
B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins. Adres: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. In P. Y. K. Cheung, G. A. Constantinides, and J. T. de Sousa, editors, FPL, volume 2778 of Lecture Notes in Computer Science, pages 61--70. Springer, 2003.
[5]
F. Naessens, V. Derudder, H. Cappelle, L. Hollevoet, P. Raghavan, M. Desmet, A. M. AbdelHamid, I. Vos, L. Folens, S. O'Loughlin, S. Singirikonda, S. Dupont, J.-W. Weijers, A. Dejonghe, and L. Van der Perre. A 10.37 mm2 675 mw reconfigurable ldpc and turbo encoder and decoder for 802.11n, 802.16e and 3gpp-lte. In VLSI Circuits, 2010 Symposium on, pages 292--293, june 2010.
[6]
H. Schwarz, D. Marpe, and T. Wiegand. Overview of the scalable video coding extension of the h.264/avc standard. Circuits and Systems for Video Technology, IEEE Transactions on, 17(9):1103--1120, September 2007.
[7]
Ke Zhang, Jiangbo Lu, and Gauthier Lafruit. Cross-based local stereo matching using orthogonal integral images. IEEE Trans. Cir. and Sys. for Video Technol., 19(7):1073--1079, 2009.
[8]
X. Zhang, J. Ansari, G. Yang, and P. Mähönen. TRUMP: Supporting Efficient Realization of Protocols for Cognitive Radio Networks. In IEEE DySPAN, 2011.

Cited By

View all
  • (2012)Hardware model of automatically adaptive cloud computing architecture in 2D matrix gridProceedings of the 2012 IEEE 4th International Conference on Cloud Computing Technology and Science (CloudCom)10.1109/CloudCom.2012.6427522(201-207)Online publication date: 3-Dec-2012

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
INA-OCMC '12: Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop
January 2012
51 pages
ISBN:9781450310109
DOI:10.1145/2107763
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 January 2012

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Funding Sources

Conference

INA-OCMC '12
INA-OCMC '12: On-Chip, Multi-Chip
January 25, 2012
Paris, France

Acceptance Rates

Overall Acceptance Rate 12 of 27 submissions, 44%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)6
  • Downloads (Last 6 weeks)1
Reflects downloads up to 23 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2012)Hardware model of automatically adaptive cloud computing architecture in 2D matrix gridProceedings of the 2012 IEEE 4th International Conference on Cloud Computing Technology and Science (CloudCom)10.1109/CloudCom.2012.6427522(201-207)Online publication date: 3-Dec-2012

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media