Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2212908.2212945acmconferencesArticle/Chapter ViewAbstractPublication PagescfConference Proceedingsconference-collections
poster

CoreSymphony architecture

Published: 15 May 2012 Publication History

Abstract

We propose CoreSymphony architecture, which aims at balancing single-thread performance and multi-thread performance on CMPs. The former version of CoreSymphony had complex branch predictor, re-order buffer, and in-order state management mechanism. In this paper, we solve these problems and evaluate the performance of CoreSymphony.

References

[1]
M. D. Hill, et al. Amdahl's Law in the Multicore Era. IEEE Computer, 41(7):33--38, 2008.
[2]
N. Fujieda, et al. A MIPS System Simulator SimMips for Education and Research of Computer Science. In IPSJ Journal, Vol.50, No.11, pages 2665--2676, 2009.
[3]
R. Rakvic, et al. Completion Time Multiple Branch Prediction for Enhancing Trace Cache Performance. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA-2000), pages 47--58, 2000.
[4]
T. Nagatsuka, et al. CoreSymphony: An Efficient Reconfigurable Multi-core Architecture. In ACM SIGARCH Computer Architecture News, Vol.39, Iss.4, pages 32--37, 2011.

Cited By

View all
  • (2013)Design and Implementation of an Efficient and Realistic Cooperative Core ArchitectureProceedings of the 2013 IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip10.1109/MCSoC.2013.36(13-18)Online publication date: 26-Sep-2013

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CF '12: Proceedings of the 9th conference on Computing Frontiers
May 2012
320 pages
ISBN:9781450312158
DOI:10.1145/2212908

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 15 May 2012

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. multi-core architecture
  2. reconfigurable architecture
  3. single-thread performance

Qualifiers

  • Poster

Conference

CF'12
Sponsor:
CF'12: Computing Frontiers Conference
May 15 - 17, 2012
Cagliari, Italy

Acceptance Rates

Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 08 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2013)Design and Implementation of an Efficient and Realistic Cooperative Core ArchitectureProceedings of the 2013 IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip10.1109/MCSoC.2013.36(13-18)Online publication date: 26-Sep-2013

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media