An analytic study of dynamic hardware and software cache coherence strategies
Pages 167 - 177
Abstract
Dynamic software cache coherence strategies use information about program sharing behaviour to manage caches at run-time and at a granularity defined by the application. The program-level information is obtained through annotations placed into the application by the user or the compiler. The coherence protocols may range from simple static algorithms to dynamic algorithms that use run-time data structures similar to the directories used in hardware strategies. In this paper, we present an analytic study of five dynamic software cache coherence algorithms and compare these to a representative hardware coherence strategy. The analytic model is constructed using four input parameters --- write probability, locality, granularity, and system size --- and solved by analysis of a Markov chain. We show that the fundamental tradeoffs between the different hardware and software strategies are captured in this model. The results of the study show that hardware schemes perform better for fine-grained data structures for much of the parameter space that we study. However, for coarse-grained data structures, various software algorithms are dominant over most of the parameter space. Further, hardware strategies are found to be more susceptible to the effects of contention, and also perform worse for the asymmetric workload that we study.
References
[1]
S. Adve, V. Adve, M. Hill, and M. Vernon. Comparison of hardware and software cache coherence strategies. In 18th Int'l. Symp. on Computer Architecture, pages 298-307, May 1991.
[2]
A. Agarwal, R. Simoni, M. Horowitz, and J. Hennessy. An evaluation of directory schemes for cache coherence. In 15th Int' l. Symp. on Computer Architecture, pages 280- 289, Jun 1988.
[3]
B. Bershad, M. Zekauskas and W. Sawdon. The Midway distributed shared memory system, In Proc. of COMP- COM'93, pages 528-537, Feb 1993.
[4]
J. Carter, J. Bennett, and W. Zwaenelxrel. Implementation and performance of Munin. In 13th Syrup. on Operating Systems Principles, pages 152-164, Oct 1991.
[5]
L. Censier and P. Feautrier, A new solution to coherence problems in multicache systems. In IEEE Transactions on Computers, c27(12), pages 1112-1118, Dec 1978.
[6]
D. Chaiken, J. Kubiatowicz and A. Agarwal. LimitLESS directories: A scalable cache coherence scheme, Fourth Int'l. Symp. on Architectural Support for Programming Languages and Operating Systems, Apr 1991.
[7]
R. Chandra, K. Gharachorloo, V. Soundararajan, and A. Gupta. Performance evaluation of hybrid hardware and software distributed shared memory protocols. In Eighth int' l. Conference on Supercomputing, Jul 1994.
[8]
H. Cheong and A. Veidenbaum. Compiler-directed cache management for multiprocessors. IEEE Computer. 23(6), pages 39-47, Jun 1990.
[9]
R. Cytron, S. Karlovsky, and K. McAuliffe. Automatic management of programmable caches. In Proc. of the int' l. Conference on Parallel Processing, Aug 1988.
[10]
S. J. Eggers and R. H. Katz. A characterization of sharing in parallel programs and its application to coherency protocol evaluation. In 15th Int'l. Symp. on Computer Architecture, May 1988.
[11]
M. Feeley and H. Levy. Distributed shared memory with versioned objects. In Conf. on Object-Oriented Programming Systems Languages, and Applications, Oct 1992.
[12]
K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennesy. Memory consistency and event ordering in scalable shared-memory multiprocessors, in 16th Int' l. Symp. on Computer Architecture, May 1990.
[13]
M. Hill, J. Larus and S. Reinhardt and D. Wood. Cooperative Shared-Memory: Software and hardware support for scalable multiprocessors. In Fifth Int' l. Symp. on Architectural Support for Programming Languages and Operating Systems, Oct 1992.
[14]
P. Keleher, A. Cox and W. Zwaenepoel. Lazy consistency for software distributed shared memory. In 18th Int'l. Symp. on Computer Architecture, May 1992
[15]
M. Lam and M. Rinard. Coarse-grain parallel programming in Jade. in 3rd Symp. on Principles and Practices of Parallel Programming, Apr 1991.
[16]
L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Transactions on Computers. 28(9),pp.690-691, Sep 1979.
[17]
D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The directory-based cache coherence protocol for the DASH multiprocessor, in 17th Int' I. Symp. on Computer Architecture, pages 148-159, May 1990.
[18]
S. Owicki and A. Agarwal. Evaluating the performance of software cache coherency. In Proc. 3rd Int' I. Conf. on Architectural Support for Programming Languages and Operating Systems, Apr 1989.
[19]
H. Sandhu, B. Gamsa, and S. Zhou. The Shared Regions approach to software cache coherence. In Symp. on Principles and Practices of Parallel Programming,May 1993.
[20]
H. Sandhu. Shared Regions: A strategy for efficient cache coherence on shared-memory multiprocessors. Ph.D. Thesis, University of Toronto, In preparation.
[21]
Z.G. Vranesic, M. Stumm, D. Lewis and R. White. Hector - a hierarchically structured shared-memory multiprocessor, In IEEE Computer, Jan 1991.
[22]
W. Weber and A. Gupta. Analysis of cache invalidation patterns in multiprocessors. In Proc. 3rd Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Apr 1989.
Index Terms
- An analytic study of dynamic hardware and software cache coherence strategies
Recommendations
Evaluating the performance of software cache coherence
Special issue: Proceedings of ASPLOS-III: the third international conference on architecture support for programming languages and operating systemsIn a shared-memory multiprocessor with private caches, cached copies of a data item must be kept consistent. This is called cache coherence. Both hardware and software coherence schemes have been proposed. Software techniques are attractive because they ...
Simulation based Performance Study of Cache Coherence Protocols
INIS '15: Proceedings of the 2015 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)Cache coherence protocol maintains data consistency between different cores / processors in a shared memory multi-core (MC) / multi-processor (MP) system. Coherency can be achieved at the cost of increased miss rate because of invalidations. Coherency ...
An analytic study of dynamic hardware and software cache coherence strategies
SIGMETRICS '95/PERFORMANCE '95: Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systemsDynamic software cache coherence strategies use information about program sharing behaviour to manage caches at run-time and at a granularity defined by the application. The program-level information is obtained through annotations placed into the ...
Comments
Information & Contributors
Information
Published In
Copyright © 1995 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 May 1995
Published in SIGMETRICS Volume 23, Issue 1
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations14Total Citations
- 356Total Downloads
- Downloads (Last 12 months)32
- Downloads (Last 6 weeks)12
Reflects downloads up to 13 Sep 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in