research-article

Fast and memory-efficient GPU implementations of krylov subspace methods for efficient power grid analysis

Authors:

Takumi Morishita,

Hiroshi Tsutsui,

Hiroyuki Ochi,

Takashi SatoAuthors Info & Claims

GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI

Pages 95 - 100

https://doi.org/10.1145/2483028.2483069

Published: 02 May 2013 Publication History

Get Access

Abstract

Power grid analysis for modern LSI is computationally challenging in terms of both runtime and memory usage. In this paper, we implement Krylov subspace based linear circuit solvers on a graphics processing unit (GPU) to realize fast power grid analysis. Efficiencies of memory space and access performance are pursued by improving a data structure that stores elements of large sparse matrices. Experimental results on benchmark circuits show that the proposed data structures are more suitable than widely used compressed sparse row (CSR) format and our GPU implementations can achieve up to 17x speedup over CPU implementations.

References

[1]

J. Friedrich, B. McCredie, N. James, B. Huott, B. Curran, E. Fluhr, G. Mittal, E. Chan, Y. Chan, D. Plass, S. Chu, H. Le, L. Clark, J. Ripley, S. Taylor, J. Dilullo, and M. Lanzerotti, ''Design of the Power6 microprocessor,'' in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 96--97.

Google Scholar

[2]

S. R. Nassif, ''Power grid analysis benchmarks,'' in Proc. ASPDAC, Jan. 2008, pp. 376--381.

Digital Library

Google Scholar

[3]

M. R. Hestenes and E. Stiefel, ''Methods of conjugate gradients for solving linear systems,'' J. Res. Natl. Bur. Stand., vol. 49, no. 6, pp. 409--436, Dec. 1952.

Crossref

Google Scholar

[4]

Y. Saad and M. H. Schultz, ''GMRES: A generalized minimal residual algorithm for solving nonsymmetric linear systems,'' SIAM J. Sci. and Stat. Comput., vol. 7, pp. 856--869, Jul. 1986.

Digital Library

Google Scholar

[5]

J. Shi, Y. Cai, W. Hou, L. Ma, S.-D. Tan, P.-H. Ho, and X. Wang, ''GPU friendly fast Poisson solver for structured power grid network analysis,'' in Proc. DAC, Jul. 2009, pp. 178--183.

Digital Library

Google Scholar

[6]

Z. Feng and P. Li, ''Multigrid on GPU: Tackling power grid analysis on parallel SIMT platforms,'' in Proc. ICCAD, Nov. 2008, pp. 647--654.

Digital Library

Google Scholar

[7]

Z. Feng, X. Zhao, and Z. Zeng, ''Robust parallel preconditioned power grid simulation on GPU with adaptive runtime performance modeling and optimization,'' IEEE Trans. CAD, vol. 30, no. 4, pp. 562--573, Apr. 2011.

Digital Library

Google Scholar

[8]

NVIDIA, ''CUDA Zone,'' http://www.nvidia.com/object/cuda_home_new.html.

Google Scholar

[9]

C.-H. Chou, N.-Y. Tsai, H. Yu, C.-R. Lee, Y. Shi, and S.-C. Chang, ''On the preconditioner of conjugate gradient method - a power grid simulation perspective,'' in Proc. ICCAD, Nov. 2011, pp. 494--497.

Digital Library

Google Scholar

[10]

N. Bell and M. Garland, ''Efficient sparse matrix-vector multiplication on CUDA,'' NVIDIA Corporation, NVIDIA Technical Report NVR-2008-004, Dec. 2008.

Google Scholar

Cited By

View all

Dey SDash SNandi STrivedi G(2017)Markov Chain Model Using Lévy Flight for VLSI Power Grid Analysis2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID)10.1109/VLSID.2017.8(107-112)Online publication date: Jan-2017
https://doi.org/10.1109/VLSID.2017.8
Dash SBaishnab KTrivedi G(2016)Applying River Formation Dynamics to Analyze VLSI Power Grid NetworksProceedings of the 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)10.1109/VLSID.2016.42(258-263)Online publication date: 4-Jan-2016
https://dl.acm.org/doi/10.1109/VLSID.2016.42
Dash SBangera VPatkar STrivedi G(2015)Power grid analysis on parallel computing platforms2015 25th International Conference Radioelektronika (RADIOELEKTRONIKA)10.1109/RADIOELEK.2015.7129061(89-93)Online publication date: Apr-2015
https://doi.org/10.1109/RADIOELEK.2015.7129061
Show More Cited By

Index Terms

Fast and memory-efficient GPU implementations of krylov subspace methods for efficient power grid analysis

Recommendations

Multi-GPU DGEMM and High Performance Linpack on Highly Energy-Efficient Clusters

High Performance Linpack can maximize requirements throughout a computer system. An efficient multi-GPU double-precision general matrix multiply (DGEMM), together with adjustments to the HPL, is required to utilize a heterogeneous computer to its full ...
Analyzing memory management methods on integrated CPU-GPU systems
ISMM '17

Heterogeneous systems that integrate a multicore CPU and a GPU on the same die are ubiquitous. On these systems, both the CPU and GPU share the same physical memory as opposed to using separate memory dies. Although integration eliminates the need to ...
On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing
SAAHPC '11: Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing

The graphics processing unit (GPU) has made significant strides as an accelerator in parallel computing. However, because the GPU has resided out on PCIe as a discrete device, the performance of GPU applications can be bottlenecked by data transfers ...

Comments

Information & Contributors

Information

Published In

GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI

May 2013

368 pages

ISBN:9781450320320

DOI:10.1145/2483028

General Chair:
Jose L. Ayala
Complutense University of Madrid, Spain
,
Program Chairs:
Alex Jones
University of Pittsburgh, USA
,
Patrick Madden
Binghamton University, USA
,
Publications Chair:
Ayse K. Coskun
Boston University, USA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 May 2013

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GLSVLSI'13

Sponsor:

SIGDA

GLSVLSI'13: Great Lakes Symposium on VLSI 2013

May 2 - 3, 2013

Paris, France

Acceptance Rates

GLSVLSI '13 Paper Acceptance Rate 76 of 238 submissions, 32%;

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
111
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 11 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Dey SDash SNandi STrivedi G(2017)Markov Chain Model Using Lévy Flight for VLSI Power Grid Analysis2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID)10.1109/VLSID.2017.8(107-112)Online publication date: Jan-2017
https://doi.org/10.1109/VLSID.2017.8
Dash SBaishnab KTrivedi G(2016)Applying River Formation Dynamics to Analyze VLSI Power Grid NetworksProceedings of the 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)10.1109/VLSID.2016.42(258-263)Online publication date: 4-Jan-2016
https://dl.acm.org/doi/10.1109/VLSID.2016.42
Dash SBangera VPatkar STrivedi G(2015)Power grid analysis on parallel computing platforms2015 25th International Conference Radioelektronika (RADIOELEKTRONIKA)10.1109/RADIOELEK.2015.7129061(89-93)Online publication date: Apr-2015
https://doi.org/10.1109/RADIOELEK.2015.7129061
Dash SBangera VKumar VTrivedi GPatkar S(2015)Parallel two step random walk algorithm to analyze VLSI power grid networks2015 19th International Symposium on VLSI Design and Test10.1109/ISVDAT.2015.7208101(1-2)Online publication date: Jun-2015
https://doi.org/10.1109/ISVDAT.2015.7208101

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Multi-GPU DGEMM and High Performance Linpack on Highly Energy-Efficient Clusters

Analyzing memory management methods on integrated CPU-GPU systems

On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing