research-article

Power grid analysis benchmarks

Author:

Sani R. NassifAuthors Info & Claims

ASP-DAC '08: Proceedings of the 2008 Asia and South Pacific Design Automation Conference

Pages 376 - 381

Published: 21 January 2008 Publication History

Get Access

Abstract

Benchmarks are an immensely useful tool in performing research since they allow for rapid and clear comparison between different approaches to solving CAD problems. Recent experience from the placement [1] and routing [2] areas suggests that the ready availability of realistic industrial-size benchmarks can energize research in a given area, and can even lead to significant breakthroughs. To this end, we are making a number of power grid analysis benchmarks available for the public. These are all drawn from real designs, and vary over a reasonable range of size and difficulty thereby making studies of algorithm complexity possible. This paper documents the format for the various benchmarks, and give details for their access.

References

[1]

S. N. Adya and I. L. Markov, "Consistent Placement of Macro-Blocks using Floorplanning and Standard-Cell Placement," Proceedings of ISPD, 2002.

Digital Library

Google Scholar

[2]

G. Nam, M. Yildiz, D. Z. Pan, and P. H. Madden, "ISPD Placement Contest Updates and ISPD 2007 Global Routing Contest," Proceedings of ISPD, 2007.

Digital Library

Google Scholar

[3]

R. Patel, S. Rajgopal, D. Singh, F. Baez, G. Mehta and V. Tiwari, "Reducing Power in High-Performance Microprocessors," Proceedings of DAC 1998

Digital Library

Google Scholar

[4]

J. P. Halter, and F. N. Najm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits," Proceedings of CICC 1997

Google Scholar

[5]

A. Dharchoudhury et. al., "Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", Proceedings of DAC 1998

Digital Library

Google Scholar

[6]

E. Chiprout, "Fast Flip-Chip Power Grid Analysis Via Locality and Grid Shells", Proceedings of ICCAD 2004

Digital Library

Google Scholar

[7]

S. R. Nassif, and J. N. Kozhaya, "Fast Power Grid Simulation," Proceedings DAC 2000

Digital Library

Google Scholar

[8]

R. Panda, D. Blaauw, R. Chaudhry, V. Zolotov, B. Young and R. Ramaraju, "Model and analysis for combined package and on-chip power grid simulation," Proceedings of ISLPED 2000

Digital Library

Google Scholar

[9]

D. Kouroussis and F. N. Najm, "A static pattern-independent technique for power grid voltage integrity verification," Proceedings of DAC 2003

Digital Library

Google Scholar

[10]

H. H. Chen and D. D. Ling, "Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design," Proceedings of DAC 1997

Digital Library

Google Scholar

[11]

F. N. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Trans. VLSI, Dec. 1994

Digital Library

Google Scholar

[12]

H. Su, Y. Liu, A. Devgan, E. Acar, S. Nassif, "Full Chip Leakage Estimation Considering Power Supply and Temperature Variations," Proceedings of ISLPED 2003

Digital Library

Google Scholar

[13]

S. R. Nassif, "The Impact of Variability on Power," Proceedings ISLPED 2004

Digital Library

Google Scholar

[14]

L. W. Nagel, SPICE2: A Computer Program to Simulate Semiconductor Circuits. PhD thesis, University of California, Berkeley, 1975.

Google Scholar

Cited By

View all

Axelou OKolomvatsos KFloros GEvmorfopoulos NGeorgakos GStamoulis G(2024)An Electromigration-Aware Wire Sizing Methodology via Particle Swarm OptimizationProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3658756(403-408)Online publication date: 12-Jun-2024
https://dl.acm.org/doi/10.1145/3649476.3658756
Axelou OEvmorfopoulos NFloros GStamoulis GSapatnekar SMitra TYoung EXiong J(2022)A Novel Semi-Analytical Approach for Fast Electromigration Stress Analysis in Multi-Segment InterconnectsProceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design10.1145/3508352.3549476(1-7)Online publication date: 30-Oct-2022
https://dl.acm.org/doi/10.1145/3508352.3549476
Wang CYang DChen QMitra TYoung EXiong J(2022)EI-MORProceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design10.1145/3508352.3549407(1-8)Online publication date: 30-Oct-2022
https://dl.acm.org/doi/10.1145/3508352.3549407
Show More Cited By

Index Terms

Power grid analysis benchmarks

Recommendations

The DaCapo benchmarks: java benchmarking development and analysis
OOPSLA '06: Proceedings of the 21st annual ACM SIGPLAN conference on Object-oriented programming systems, languages, and applications

Since benchmarks drive computer science research and industry product development, which ones we use and how we evaluate them are key questions for the community. Despite complex runtime tradeoffs due to dynamic compilation and garbage collection ...
Large System Performance of SPEC OMP2001 Benchmarks
ISHPC '02: Proceedings of the 4th International Symposium on High Performance Computing

Performance characteristics of application programs on large-scale systems are often significantly different from those on smaller systems. SPEC OMP2001 is a benchmark suite intended for measuring performance of modern shared memory parallel systems. ...
The DaCapo benchmarks: java benchmarking development and analysis
Proceedings of the 2006 OOPSLA Conference

Since benchmarks drive computer science research and industry product development, which ones we use and how we evaluate them are key questions for the community. Despite complex runtime tradeoffs due to dynamic compilation and garbage collection ...

Comments

Information & Contributors

Information

Published In

ASP-DAC '08: Proceedings of the 2008 Asia and South Pacific Design Automation Conference

January 2008

812 pages

ISBN:9781424419227

General Chair:
Chong-Min Kyung,
Program Chairs:
Kiyoung Choi,
Soonhoi Ha

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 21 January 2008

Check for updates

Qualifiers

Research-article

Conference

ASPDAC '08

Sponsor:

SIGDA
IEEK

ASPDAC '08: Asia and South Pacific Design Automation Conference

January 21 - 24, 2008

Seoul, Korea

Acceptance Rates

ASP-DAC '08 Paper Acceptance Rate 122 of 350 submissions, 35%;

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

61
Total Citations
View Citations
608
Total Downloads

Downloads (Last 12 months)47
Downloads (Last 6 weeks)8

Reflects downloads up to 11 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Axelou OKolomvatsos KFloros GEvmorfopoulos NGeorgakos GStamoulis G(2024)An Electromigration-Aware Wire Sizing Methodology via Particle Swarm OptimizationProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3658756(403-408)Online publication date: 12-Jun-2024
https://dl.acm.org/doi/10.1145/3649476.3658756
Axelou OEvmorfopoulos NFloros GStamoulis GSapatnekar SMitra TYoung EXiong J(2022)A Novel Semi-Analytical Approach for Fast Electromigration Stress Analysis in Multi-Segment InterconnectsProceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design10.1145/3508352.3549476(1-7)Online publication date: 30-Oct-2022
https://dl.acm.org/doi/10.1145/3508352.3549476
Wang CYang DChen QMitra TYoung EXiong J(2022)EI-MORProceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design10.1145/3508352.3549407(1-8)Online publication date: 30-Oct-2022
https://dl.acm.org/doi/10.1145/3508352.3549407
Dey SNandi STrivedi GDi Natale GFummi F(2020)PowerPlanningDLProceedings of the 23rd Conference on Design, Automation and Test in Europe10.5555/3408352.3408697(1520-1525)Online publication date: 9-Mar-2020
https://dl.acm.org/doi/10.5555/3408352.3408697
Chhabria VKahng AKim MMallappa USapatnekar SXu BCheng KYang H(2020)Template-Based PDN Synthesis in Floorplan and Placement Using Classifier and CNN TechniquesProceedings of the 25th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC47756.2020.9045303(44-49)Online publication date: 17-Jan-2020
https://dl.acm.org/doi/10.1109/ASP-DAC47756.2020.9045303
Abbasinasab AMarek-Sadowska MHomayoun HTaskin BMohsenin TZhao W(2019)Non-Uniform Temperature Distribution in Interconnects and Its Impact on ElectromigrationProceedings of the 2019 Great Lakes Symposium on VLSI10.1145/3299874.3317973(117-122)Online publication date: 13-May-2019
https://dl.acm.org/doi/10.1145/3299874.3317973
Zhou HSun YSun ZZhao HTan SShin Y(2018)Electromigration-lifetime constrained power grid optimization considering multi-segment interconnect wiresProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201706(399-404)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201706
Abbasinasab AMarek-Sadowska M(2018)RAINProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196099(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196099
Lin CHuang TYu TWong MChen DHomayoun HTaskin B(2018)A Distributed Power Grid Analysis Framework from Sequential Stream GraphProceedings of the 2018 Great Lakes Symposium on VLSI10.1145/3194554.3194560(183-188)Online publication date: 30-May-2018
https://dl.acm.org/doi/10.1145/3194554.3194560
Ye WLi MZhong KYu BPan DChu CBustany I(2018)Power Grid Reduction by Sparse Convex OptimizationProceedings of the 2018 International Symposium on Physical Design10.1145/3177540.3178247(60-67)Online publication date: 25-Mar-2018
https://dl.acm.org/doi/10.1145/3177540.3178247
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

The DaCapo benchmarks: java benchmarking development and analysis

Large System Performance of SPEC OMP2001 Benchmarks

The DaCapo benchmarks: java benchmarking development and analysis

Comments

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

The DaCapo benchmarks: java benchmarking development and analysis

Large System Performance of SPEC OMP2001 Benchmarks

The DaCapo benchmarks: java benchmarking development and analysis

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations