Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2591513.2591561acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
poster

Trade-off between energy and quality of service through dynamic operand truncation and fusion

Published: 20 May 2014 Publication History
  • Get Citation Alerts
  • Abstract

    Energy efficiency has emerged as a major design concern for embedded and portable electronics. Conventional approaches typically impact performance and often require significant design-time modifications. In this paper, we propose a novel approach for improving energy efficiency through judicious fusion of operations. The proposed approach has two major distinctions: (1) the fusion is enabled by operand truncation, which allows representing multiple operations into a reasonably sized lookup table (LUT); and (2) it works for large varieties of functions. Most applications in the domain of digital signal processing (DSP) and graphics can tolerate some computation error without large degradation in output quality. Our approach improves energy efficiency with graceful degradation in quality. The proposed fusion approach can be applied to trade-off energy efficiency with quality at run time and requires virtually no circuit or architecture level modifications in a processor. Using our software tool for automatic fusion and truncation, the effectiveness of the approach is studied for four common applications. Simulation results show promising improvements (19-90\%) in energy delay product with minimal impact on quality.

    References

    [1]
    N. Banerjee, G. Karakonstantis and K. Roy, "Process Variation Tolerant Low Power DCT Architecture," DATE, 2007.
    [2]
    K. Kunaparaju, S. Narasimhan and S. Bhunia, "VaROT: Methodology for Variation-Tolerant DSP Hardware Design Using Post-Silicon Truncation of Operand Width," VLSI Design, 2011.
    [3]
    J. Cong and S. Xu, "Technology mapping for fpgas with embedded memory blocks," FPGA, 1998.
    [4]
    S. Paul and S. Bhunia, "Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement," IEEE Trans. on VLSI systems, 2011.

    Cited By

    View all
    • (2018)ENFIREIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.257893325:1(177-188)Online publication date: 29-Dec-2018
    • (2016)ENFIREProceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/2847263.2847325(275-275)Online publication date: 21-Feb-2016

    Index Terms

    1. Trade-off between energy and quality of service through dynamic operand truncation and fusion

            Recommendations

            Comments

            Information & Contributors

            Information

            Published In

            cover image ACM Conferences
            GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSI
            May 2014
            376 pages
            ISBN:9781450328166
            DOI:10.1145/2591513
            Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

            Sponsors

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            Published: 20 May 2014

            Check for updates

            Author Tags

            1. DSP
            2. energy efficiency
            3. operation fusion
            4. quality of service

            Qualifiers

            • Poster

            Conference

            GLSVLSI '14
            Sponsor:
            GLSVLSI '14: Great Lakes Symposium on VLSI 2014
            May 21 - 23, 2014
            Texas, Houston, USA

            Acceptance Rates

            GLSVLSI '14 Paper Acceptance Rate 49 of 179 submissions, 27%;
            Overall Acceptance Rate 312 of 1,156 submissions, 27%

            Contributors

            Other Metrics

            Bibliometrics & Citations

            Bibliometrics

            Article Metrics

            • Downloads (Last 12 months)1
            • Downloads (Last 6 weeks)0
            Reflects downloads up to 27 Jul 2024

            Other Metrics

            Citations

            Cited By

            View all
            • (2018)ENFIREIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.257893325:1(177-188)Online publication date: 29-Dec-2018
            • (2016)ENFIREProceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/2847263.2847325(275-275)Online publication date: 21-Feb-2016

            View Options

            Get Access

            Login options

            View options

            PDF

            View or Download as a PDF file.

            PDF

            eReader

            View online with eReader.

            eReader

            Media

            Figures

            Other

            Tables

            Share

            Share

            Share this Publication link

            Share on social media