research-article

A New Asynchronous Pipeline Template for Power and Performance Optimization

Authors:

Yao-Wen ChangAuthors Info & Claims

DAC '14: Proceedings of the 51st Annual Design Automation Conference

Pages 1 - 6

https://doi.org/10.1145/2593069.2593074

Published: 01 June 2014 Publication History

Abstract

Asynchronous circuits are a promising design style for low-power and high-performance applications, where asynchronous templates have been widely used to automate the design of asynchronous circuits to reduce design efforts such as the implementation of handshaking mechanisms. Among the templates, pipeline templates are popular in high-performance systems. This paper presents an asynchronous template that can generate pipelines with low glitch-power consumption under the two-phase bundled-data protocol. Moreover, operations of our pipeline template can be hazard-free by simple techniques. We further analyze the timing constraints of pipelines based on the template, and then introduce two practical extensions of using the template. Compared with the prior work considering glitch-power reduction, pipelines using our proposed template can achieve significantly higher performance, lower power consumption, and less area overhead, with similar glitch-power reduction.

References

[1]

H. Arif, M. A. Iqbal, M. Ali, and F. Bajwa, "Emerging aspects of asynchronous technology used for design of energy efficient computing platforms," IJCA, vol. 27, no. 9, pp. 7--12, 2011.

[2]

P. A. Beerel, R. O. Ozdaq, and M. Ferretti, A Designer's Guide to Asynchronous VLSI, CUP, 2010.

Digital Library

[3]

R. E. Bryant and D. R. O'Hallaron, Computer Systems: A Programmer's Perspective, Prentice Hall, 2011.

Digital Library

[4]

T. Chelcea, G. Venkataramani, and S. C. Goldstein, "Self-resetting latches for asynchronous micro-pipelines," in Proc. DAC, pp. 986--989, 2007.

Digital Library

[5]

G. Gopalakrishnan, P. Kudva, and E. Brunvand, "Peephole optimization of asynchronous macromodule networks," IEEE TVLSI, vol. 7, no. 1, pp. 30--37, 1999.

Digital Library

[6]

T. Hanyu and N. Onizawa, "Asynchronous protocol converter," U.S. Patent, 20130073771, 2013.

[7]

M. Keating, D. Flynn, R. Aitken, A. Gibbons, and K. Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer, 2008.

Digital Library

[8]

A. M. Lines, "Pipelined asynchronous circuits," Technical Report, Caltech, 1998.

Digital Library

[9]

S. M. Nowick and M. Singh, "High-performance asynchronous pipelines: An overview," IEEE Design & Test, vol. 28, no. 5, pp. 8--22, 2011.

Digital Library

[10]

N. C. Paver, The Design and Implementation of an Asynchronous Microprocessor, Ph.D. thesis, Manchester Univ., 1994.

[11]

P. Schmid, "Intel's new weapon: Pentium 4 Prescott," Tom's Hardware, 2004.

[12]

S. X. Shi, A. Ramalingam, D. Wang, and D. Z. Pan, "Latch modeling for statistical timing analysis," in Proc. DATE, pp. 1136--1141, 2008.

Digital Library

[13]

M. Singh and S. M. Nowick, "MOUSETRAP: High-speed transition-signaling asynchronous pipelines," IEEE TVLSI, vol. 15, no. 6, pp. 684--698, 2007.

Digital Library

[14]

M. Singh and S. M. Nowick, "The design of high-performance dynamic asynchronous pipelines: High-capacity style," IEEE TVLSI, vol. 15, no. 11, pp. 1270--1283, 2007.

Digital Library

[15]

J. Sparsø and S. Furber (Ed.), Principles of Asynchronous Circuit Design: A Systems Perspective, KAP, 2010.

Digital Library

[16]

I. Sutherland, "Micropipelines," ACM CACM, vol. 32, no. 6, pp. 720--738, 1989.

Digital Library

[17]

I. Sutherland and S. Fairbanks, "GasP: A minimal FIFO control," in Proc. ASYNC, pp. 46--53, 2001.

Digital Library

[18]

J. P. Uyemura, Introduction to VLSI Circuits and Systems, Wiley, 2002.

[19]

V. I. Varshavsky (Ed.), Self-timed Control of Concurrent Processes: Models and Principles for Designing Aperiodic Logical Circuits in Computers and Discrete Systems, Springer, 1990.

[20]

G. Venkataramani, T. Chelcea, and S. C. Goldstein, "Heterogeneous latch-based asynchronous pipelines," in Proc. ASYNC, pp. 83--92, 2008.

Digital Library

[21]

T. E. Williams, Self-Timed Rings and Their Application to Division, Ph.D. thesis, Stanford Univ., 1991.

Digital Library

[22]

C. G. Wong and A. J. Martin, "High-level synthesis of asynchronous systems by data-driven decomposition," in Proc. DAC, pp. 508--513, 2003.

Digital Library

Cited By

Heo JKim T(2021)Reusable Delay Path Synthesis for Lightening Asynchronous Pipeline ControllerIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.307338329:7(1437-1450)Online publication date: 1-Jul-2021
https://dl.acm.org/doi/10.1109/TVLSI.2021.3073383
Heo JKim TCheng KYang H(2020)Lightening Asynchronous Pipeline Controller Through Resynthesis and OptimizationProceedings of the 25th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC47756.2020.9045358(587-592)Online publication date: 17-Jan-2020
https://dl.acm.org/doi/10.1109/ASP-DAC47756.2020.9045358
Kudo TSaito H(2018)Comparison of Pipelined Asynchronous Circuits Designed for FPGAProceedings of the 3rd International Conference on Applications in Information Technology10.1145/3274856.3274871(69-74)Online publication date: 1-Nov-2018
https://dl.acm.org/doi/10.1145/3274856.3274871
Show More Cited By

Index Terms

A New Asynchronous Pipeline Template for Power and Performance Optimization
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)

Recommendations

High-Performance Asynchronous Pipeline Circuits
ASYNC '96: Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems

This paper presents design and simulation results of two high-performance asynchronous pipeline circuits. The first circuit is a two-phase micropipeline but uses pseudo-static Svensson-style double edge-triggered D-flip-flops (DETDFF) for data storage ...
Pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm

This paper addresses the problem of identifying the minimum pipelining needed in an asynchronous circuit (e.g., number/size of pipeline stages/latches required) to satisfy a given performance constraint, thereby implicitly minimizing area and power for ...
Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template

This paper presents a new asynchronous design theory and a novel template for single-track handshaking that targets medium-to high-performance applications. Unlike other single-track templates, the proposed work supports multiple levels of logic per ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

DAC '14: Proceedings of the 51st Annual Design Automation Conference

June 2014

1249 pages

ISBN:9781450327305

DOI:10.1145/2593069

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

EDAC: Electronic Design Automation Consortium
SIGBED: ACM Special Interest Group on Embedded Systems
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

DAC '14

DAC '14: The 51st Annual Design Automation Conference 2014

June 1 - 5, 2014

CA, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
175
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Heo JKim T(2021)Reusable Delay Path Synthesis for Lightening Asynchronous Pipeline ControllerIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.307338329:7(1437-1450)Online publication date: 1-Jul-2021
https://dl.acm.org/doi/10.1109/TVLSI.2021.3073383
Heo JKim TCheng KYang H(2020)Lightening Asynchronous Pipeline Controller Through Resynthesis and OptimizationProceedings of the 25th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC47756.2020.9045358(587-592)Online publication date: 17-Jan-2020
https://dl.acm.org/doi/10.1109/ASP-DAC47756.2020.9045358
Kudo TSaito H(2018)Comparison of Pipelined Asynchronous Circuits Designed for FPGAProceedings of the 3rd International Conference on Applications in Information Technology10.1145/3274856.3274871(69-74)Online publication date: 1-Nov-2018
https://dl.acm.org/doi/10.1145/3274856.3274871
Kumar SKumar P(2018)Pulse based Acyclic Asynchronous Pipelines for Combinational Logic Circuits2018 International Conference on Computer Communication and Informatics (ICCCI)10.1109/ICCCI.2018.8441368(1-4)Online publication date: Jan-2018
https://doi.org/10.1109/ICCCI.2018.8441368
Van Toan NTung DLee J(2017)Energy-efficient and high performance 2-phase asynchronous micropipelines2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2017.8053141(1188-1191)Online publication date: Aug-2017
https://doi.org/10.1109/MWSCAS.2017.8053141
Park HKim T(2016)Synthesizing Asynchronous Circuits toward Practical Use2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2016.29(47-52)Online publication date: Jul-2016
https://doi.org/10.1109/ISVLSI.2016.29

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten