Cited By
View all- Sun WLiu DZou ZSun WChen SKang Y(2023)Sense: Model-Hardware Codesign for Accelerating Sparse CNNs on Systolic ArraysIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.324193331:4(470-483)Online publication date: Apr-2023
- Ge MNi XChen SKang Y(2022)Generating Brain-Network-Inspired Topologies for Large-Scale NoCs on Monolithic 3D ICsIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2021.310734069:3(1552-1556)Online publication date: Mar-2022
- Ge MNi XQi XChen SHuang JKang YWu F(2021)Synthesizing Brain-network-inspired Interconnections for Large-scale Network-on-chipsACM Transactions on Design Automation of Electronic Systems10.1145/348096127:1(1-30)Online publication date: 15-Oct-2021
- Show More Cited By