Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

Algebra of Parameterised Graphs

Published: 28 July 2014 Publication History

Abstract

One of the difficulties in designing modern hardware systems is the necessity for comprehending and dealing with a very large number of system configurations, operational modes, and behavioural scenarios. It is often infeasible to consider and specify each individual mode explicitly, and one needs methodologies and tools to exploit similarities between the individual modes and work with groups of modes rather than individual ones. The modes and groups of modes have to be managed in a compositional way: the specification of the system should be composed from specifications of its blocks. This includes both structural and behavioural composition. Furthermore, one should be able to transform and optimise the specifications in a formal way.
In this article, we propose a new formalism, called parameterised graphs. It extends the existing conditional partial order graphs (CPOGs) formalism in several ways. First, it deals with general graphs rather than just partial orders. Moreover, it is fully compositional. To achieve this, we introduce an algebra of parameterised graphs by specifying the equivalence relation by a set of axioms, which is proved to be sound, minimal, and complete. This allows one to manipulate the specifications as algebraic expressions using the rules of this algebra. We demonstrate the usefulness of the developed formalism on several case studies coming from the area of microelectronics design.

References

[1]
M. Bauderon and B. Courcelle. 1987. Graph expressions and graph rewritings. Math. Syst. Theory 20, 1 (1987), 83--127.
[2]
E. Best, R. Devillers, and M. Koutny. 2001. Petri Net Algebra. Monographs in Theoretical Computer Science, Springer.
[3]
A. Bizjak and A. Bauer. 2011. Alg User Manual. http://hg.andrej.com/alg/.
[4]
B. A. Carré. 1971. An algebra for network routing problems. IMA J. Appl. Math. 7, 3 (1971), 273--294.
[5]
C. D'Alessandro, D. Shang, A. Bystrov, A. Yakovlev, and O. Maevsky. 2006. Multiple-rail phase-encoding for NoC. In Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC). 107--116.
[6]
G. de Micheli. 1994. Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education.
[7]
D. Eppstein. 1992. Parallel recognition of series-parallel graphs. Inform. Computat. 98, 1 (1992), 41--55.
[8]
F. Gadducci and R. Heckel. 1998. An inductive view of graph transformation. In Recent Trends in Algebraic Development Techniques. Lecture Notes in Computer Science, vol. 137, Springer, 223--237.
[9]
F. Gécseg. 1974. Composition of automata. In Automata, Languages and Programming. Lecture Notes in Computer Science, vol. 14, Springer, 351--363.
[10]
C. A. R. Hoare. 1978. Communicating sequential processes. Commun. ACM 21, 8 (1978), 666--677.
[11]
ITRS. 2011. International Technology Roadmap for Semiconductors: Design. http://www.itrs.net/Links/2011ITRS/2011Chapters/2011Design.pdf.
[12]
M. B. Josephs and J. T. Udding. 1993. An overview of DI algebra. In Proceedings of the 26th Hawaii International Conference on System Sciences. Vol. 1, 329--338.
[13]
R. McConnell and F. de Montgolfier. 2005. Linear-time modular decomposition of directed graphs. Discrete Appl. Math. 145, 2 (2005), 198--209.
[14]
R. Milner. 1982. A Calculus of Communicating Systems. Lecture Notes in Computer Science, vol. 92, Springer.
[15]
R. Milner, J. Parrow, and D. Walker. 1992. A calculus of mobile processes, Part I. Inform. Comput. 100, 1 (1992), 1--40.
[16]
A. Mokhov. 2012. An algebra of switching networks. Technical Report NCL-EEE-MSD-TR-2012-178. Newcastle University.
[17]
A. Mokhov, A. Alekseyev, and A. Yakovlev. 2011a. Encoding of processor instruction sets with explicit concurrency control. IET Comput. Digital Techniques 5, 6 (2011), 427--439.
[18]
A. Mokhov, V. Khomenko, A. Alekseyev, and A. Yakovlev. 2011b. Algebra of parametrised graphs. Technical Report CS-TR-1307. School of Computing Science, Newcastle University. http://www.cs.ncl.ac.uk/publications/trs/papers/1307.pdf.
[19]
A. Mokhov and A. Yakovlev. 2010. Conditional partial order graphs: Model, synthesis and application. IEEE Trans. Comput. 59, 11 (2010), 1480--1493.
[20]
C. E. Shannon. 1938. A symbolic analysis of relay and switching circuits. Trans. Amer. Institute Electr. Eng. 57 (1938), 713--723.
[21]
Texas Instruments. 2013. MSP430x4xx Family User's Guide. http://www.ti.com/lit/ug/slau056l/slau056l.pdf.

Cited By

View all
  • (2020)Design and Implementation of Reconfigurable Asynchronous PipelinesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2020.2975591(1-13)Online publication date: 2020
  • (2018)High-Level Asynchronous Concepts at the Interface Between Analog and Digital WorldsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.274800237:1(61-74)Online publication date: Jan-2018
  • (2018)Compact and efficiently verifiable models for concurrent systemsFormal Methods in System Design10.1007/s10703-018-0316-053:3(407-431)Online publication date: 1-Dec-2018
  • Show More Cited By

Index Terms

  1. Algebra of Parameterised Graphs

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Transactions on Embedded Computing Systems
    ACM Transactions on Embedded Computing Systems  Volume 13, Issue 4s
    Special Issue on Real-Time and Embedded Technology and Applications, Domain-Specific Multicore Computing, Cross-Layer Dependable Embedded Systems, and Application of Concurrency to System Design (ACSD'13)
    July 2014
    571 pages
    ISSN:1539-9087
    EISSN:1558-3465
    DOI:10.1145/2601432
    Issue’s Table of Contents
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Journal Family

    Publication History

    Published: 28 July 2014
    Accepted: 01 February 2014
    Received: 01 October 2013
    Published in TECS Volume 13, Issue 4s

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Parameterised graphs
    2. conditional partial-order graphs
    3. instruction set architecture
    4. microelectronics
    5. switching networks
    6. synthesis
    7. transistor networks

    Qualifiers

    • Research-article
    • Research
    • Refereed

    Funding Sources

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)11
    • Downloads (Last 6 weeks)2
    Reflects downloads up to 04 Oct 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2020)Design and Implementation of Reconfigurable Asynchronous PipelinesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2020.2975591(1-13)Online publication date: 2020
    • (2018)High-Level Asynchronous Concepts at the Interface Between Analog and Digital WorldsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.274800237:1(61-74)Online publication date: Jan-2018
    • (2018)Compact and efficiently verifiable models for concurrent systemsFormal Methods in System Design10.1007/s10703-018-0316-053:3(407-431)Online publication date: 1-Dec-2018
    • (2017)Algebraic graphs with class (functional pearl)ACM SIGPLAN Notices10.1145/3156695.312295652:10(2-13)Online publication date: 7-Sep-2017
    • (2017)Deadlock avoidance in parallel programs with futures: why parallel tasks should not wait for strangersProceedings of the ACM on Programming Languages10.1145/31433591:OOPSLA(1-26)Online publication date: 12-Oct-2017
    • (2017)Algebraic graphs with class (functional pearl)Proceedings of the 10th ACM SIGPLAN International Symposium on Haskell10.1145/3122955.3122956(2-13)Online publication date: 7-Sep-2017
    • (2017)Process Windows2017 17th International Conference on Application of Concurrency to System Design (ACSD)10.1109/ACSD.2017.18(86-95)Online publication date: Jun-2017
    • (2017)Plato: A Tool for Behavioural Specification of Asynchronous Circuits2017 17th International Conference on Application of Concurrency to System Design (ACSD)10.1109/ACSD.2017.14(68-73)Online publication date: Jun-2017
    • (2017)An empirical comparison of formalisms for modelling and analysis of dynamic reconfiguration of dependable systemsFormal Aspects of Computing10.1007/s00165-016-0405-z29:2(251-307)Online publication date: 1-Mar-2017
    • (2016)Non-recursive make considered harmful: build systems at scaleACM SIGPLAN Notices10.1145/3241625.297601151:12(170-181)Online publication date: 8-Sep-2016
    • Show More Cited By

    View Options

    Get Access

    Login options

    Full Access

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media