Article

Free access

An integrated design environment for performance and dependability analysis

Authors:

Robert H. Klenke,

Moshe Meyassed,

James H. Aylor,

Barry W. Johnson,

Anup GhoshAuthors Info & Claims

DAC '97: Proceedings of the 34th annual Design Automation Conference

Pages 184 - 189

https://doi.org/10.1145/266021.266061

Published: 13 June 1997 Publication History

Abstract

This paper presents an integrated design environment thatsupports the design and analysis of digital systems from initialconcept to the final implementation. The environment supports bothsystem level performance and dependability analysis from acommon modeling representation. A tool called ADEPT (AdvancedDesign Environment Prototype Tool) has been developed toimplement the environment. ADEPT is based on IEEE 1076 VHDLand uses commercial schematic capture systems as a front end viaan EDIF interface. Several examples are presented whichdemonstrate various aspects of the environment.

References

[1]

ASIC & EDA, January 1993

[2]

SES/Workbench User's Guide, Scientific Engineering Software, Inc., Austin, Texas, April 1989.

[3]

Frank, G. A., et. al. "An Architecture Design and Assessment System for Software/Hardware Codesign", Proceedings 22nd Design Automation Conference, 1985, pp. 417-424.

Digital Library

[4]

Evans, B. L., A. Kamas, E. A. Lee, "Design and Simulation of Heterogeneous Systems Using Ptolemy," Proceedings of the 1 st Annual RASSP Conference, pp. 97-105.

[5]

Foresight User's Guide, Nu-Thena Systems, McLean, VA, 1995

[6]

IEEE Standard VHDL Language Reference Manual, IEEE, New York, NY, IEEE Std. 1076-1993, June 6, 1994.

[7]

J.H. Aylor, R. Waxman, B. W. Johnson, R. D. Williams, "The Integration of Performance and Functional Modeling in VHDL," in Pelformance and Fault Modeling with VHDL, J. M. Schoen (Ed.), Prentice-Hall, Englewood Cliffs, NJ, 1992, pp. 22-145.

[8]

K. Jensen, "Colored Petri Nets: A high level language for system design and analysis," in High-level Petri Nets: Theory and application, K. Jensen and G. Rozenberg (Eds.), Berlin: Springer-Verlag, 1991, pp. 44-119.

Digital Library

[9]

"ADEPT A.1 Library Reference Manual," CSIS Technical report 960625.0, University of Virginia, June 6, 1996.

[10]

J.B. Dennis, "Modular, Asynchronous Control Structure for a High Performance Processor," ACM Conference Record, Project MAC, Massachusetts, 1970, pp. 55-80.

[11]

Klenke, R. H., A. E Voss, J. H. Aylor, "Performance Modeling of Multicomputer Systems in VHDL using ADEPT," lASTED International Conference on Modeling and Simulation, May 1997, (to appear).

[12]

M. Meyassed, R. M. McGraw, J. H. Aylor, R. H. Klenke, R. D. Williams, F. Rose, and J. Shackleton, "A Framework for the Development of Hybrid Models," Proceedings of the 2nd Annual RASSP Conference, July, 1995, pp. 147- 154.

[13]

R. Rao, G. Swaminathan, B. W. Johnson, and J. H. Aylor, "Synthesis of Reliability Models from Behavioral- Performance Models," Proceedings of the 1994 Reliability and Maintainability Symposium (RAMS), January 1994, pp. 292-297.

[14]

M. K. Molloy, "Performance Analysis Using Stochastic Petri Nets," IEEE Transactions on Computers, Vol. 31, No. 9, Sept. 1982, pp. 913-917.

Digital Library

[15]

E. D. Cutright and B. W. Johnson, "A Simulation-based Approach to Integrated Performance and Reliability Modeling using VHDL," Proceedings of the 1994 Reliability and Maintainability Symposium (RAMS), January 1994, pp. 402-408.

Cited By

Lee JLai L(2002)A High-Level Petri Nets-Based Approach to Verifying Task StructuresIEEE Transactions on Knowledge and Data Engineering10.1109/69.99171914:2(316-335)Online publication date: 1-Mar-2002
https://dl.acm.org/doi/10.1109/69.991719
Saif Abrar S(2002)High Performance Multiprocessor Architecture Design Methodology for Application-Specific Embedded SystemsHigh Performance Computing — HiPC 200210.1007/3-540-36265-7_10(102-111)Online publication date: 18-Dec-2002
https://doi.org/10.1007/3-540-36265-7_10
Lieverse Pvan der Wolf PDeprettere EVissers K(1999)A methodology for architecture exploration of heterogeneous signal processing systems1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)10.1109/SIPS.1999.822323(181-190)Online publication date: 1999
https://doi.org/10.1109/SIPS.1999.822323
Show More Cited By

Index Terms

An integrated design environment for performance and dependability analysis

Recommendations

Improvements to ADEPT-a VHDL Based Integrated Design Environment For Performance And Dependability Analysis
VIUF '97: Proceedings of the 1997 VHDL International User's Forum (VIUF '97)

This paper presents improvements to the Advanced Design Environment Prototype Tool (ADEPT) that have been developed under the RASSP (Rapid Prototyping of Application Specific Signal Processors) program. ADEPT is an integrated design environment based on ...
An integrated hardware-software cosimulation environment with automated interface generation
RSP '96: Proceedings of the 7th IEEE International Workshop on Rapid System Prototyping (RSP '96)

We present a hardware-software cosimulation environment for heterogeneous systems. To be an efficient system verification environment for the rapid prototyping of heterogeneous systems, the environment provides following features: interface transparency,...
Requirements traceability in an integrated development environment
RE '95: Proceedings of the Second IEEE International Symposium on Requirements Engineering

Good development environment support is essential for good requirements traceability. The paper describes how requirements traceability is supported in Bell-Northern Research's Integrated Development Environment, an internally developed version control ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '97: Proceedings of the 34th annual Design Automation Conference

June 1997

788 pages

ISBN:0897919203

DOI:10.1145/266021

Chairmen:
Ellen J. Yoffa
IBM T. J. Watson Research Center, Yorktown Heights, NY
,
Giovanni De Micheli
Stanford Univ., Stanford, CA
,
Jan M. Rabaey
Univ. of California, Berkeley

Copyright © 1997 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 1997

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC97

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC97: The 34th Design Automation Conference

June 9 - 13, 1997

California, Anaheim, USA

Acceptance Rates

DAC '97 Paper Acceptance Rate 139 of 400 submissions, 35%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
44
Total Downloads

Downloads (Last 12 months)23
Downloads (Last 6 weeks)7

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Lee JLai L(2002)A High-Level Petri Nets-Based Approach to Verifying Task StructuresIEEE Transactions on Knowledge and Data Engineering10.1109/69.99171914:2(316-335)Online publication date: 1-Mar-2002
https://dl.acm.org/doi/10.1109/69.991719
Saif Abrar S(2002)High Performance Multiprocessor Architecture Design Methodology for Application-Specific Embedded SystemsHigh Performance Computing — HiPC 200210.1007/3-540-36265-7_10(102-111)Online publication date: 18-Dec-2002
https://doi.org/10.1007/3-540-36265-7_10
Lieverse Pvan der Wolf PDeprettere EVissers K(1999)A methodology for architecture exploration of heterogeneous signal processing systems1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)10.1109/SIPS.1999.822323(181-190)Online publication date: 1999
https://doi.org/10.1109/SIPS.1999.822323
Moya FMoya JLopez J(1999)Evaluation of design space exploration strategiesProceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium10.1109/EURMIC.1999.794512(472-476 vol.1)Online publication date: 1999
https://doi.org/10.1109/EURMIC.1999.794512
Lentz KHeller JMontessoro P(1999)System Verification Using Multilevel Concurrent SimulationIEEE Micro10.1109/40.74879719:1(60-67)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1109/40.748797
McGraw RAylor JKlenke RChawla BBryant RRabaey J(1998)A top-down design environment for developing pipelined datapathsProceedings of the 35th annual Design Automation Conference10.1145/277044.277105(236-241)Online publication date: 1-May-1998
https://dl.acm.org/doi/10.1145/277044.277105

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents