A fast FPGA (FFPGA) using active interconnect
Abstract
Index Terms
- A fast FPGA (FFPGA) using active interconnect
Recommendations
High speed interconnect through device optimization for subthreshold FPGA
Field programmable gate array (FPGA) consumes a significant amount of static and dynamic power due to the presence of additional logic for providing more flexibility as compared to application specific integrated circuits (ASICs). The fabrication cost ...
Performance analysis of FPGA interconnect fabric for ultra-low power applications
ICCCS '11: Proceedings of the 2011 International Conference on Communication, Computing & SecurityFabrication cost of ASICs is increases rapidly for deep submicron technology. It is important to explore the different techniques to reduce the FPGA power consumption so that in future they can also be deploy in place of ASICs in portable energy ...
Vdd programmability to reduce FPGA interconnect power
ICCAD '04: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided designPower is an increasingly important design constraint for FPGAs in nanometer technologies. Because interconnect power is dominant in FPGAs, we design Vdd-programmable interconnect fabric to reduce FPGA interconnect power. There are three Vdd states for ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in