Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2897937.2898018acmotherconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory

Published: 05 June 2016 Publication History

Abstract

3D NAND has been proposed to provide a large capacity storage with low-cost consideration due to its high density memory architecture. However, 3D NAND needs to consume enormous time for garbage collection because of live-page copying overhead and long block erase time. To alleviate the impact of live-page copying on the performance of 3D NAND, a sub-block erase design has been designed. With sub-block erase design, this paper proposes a performance booster strategy to extremely boost the performance of garbage collection. As experimental results shows, the proposed strategy has a significant improvement on the average response time.

References

[1]
M. A. d'Abreu et al. Partial block erase for a three dimensional (3d) memoryf@ONLINE, https://www.google.com/patents/US9036428, 06 2014.
[2]
A. Kawaguchi et al. A flash-memory based file system. In Proceedings of the USENIX 1995 Technical Conference Proceedings, TCON'95, pages 13--13. USENIX Association, 1995.
[3]
D. Liu et al. Application-specific wear leveling for extending lifetime of phase change memory in embedded systems. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 33(10):1450--1462, Oct 2014.
[4]
E. C. Oh et al. Nonvolatile memory device and sub-block managing method thereof@ONLINE, http://www.google.com/patents/US20140063938,08 2013.
[5]
F.-H. Chen et al. Pwl: A progressive wear leveling to minimize data migration overheads for nand flash devices. In Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, DATE '15, pages 1209--1212, San Jose, CA, USA, 2015. EDA Consortium.
[6]
M.-C. Yang et al. New era: New efficient reliability-aware wear leveling for endurance enhancement of flash storage devices. In Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE, pages 1--6, May 2013.
[7]
M.-L. Chiang et al. Using data clustering to improve cleaning performance for plash memory. Softw. Pract. Exper., 29(3):267--290, March 1999.
[8]
S.-W. Cheng et al. Warranty-aware page management for pcm-based embedded systems. In Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design, ICCAD '14, pages 734--741. IEEE Press, 2014.
[9]
W.-H. Lin et al. Dual greedy: Adaptive garbage collection for page-mapping solid-state disks. In Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pages 117--122, March 2012.
[10]
Y. k. Lee et al. Erasing method in non-volatile memory device@ONLINE, https://www.google.com/patents/US6724661, 05 2002.
[11]
Jeffrey Katcher. Postmark: A new file system benchmark. Technical report, Technical Report TR3022, Network Appliance, 1997. www.netapp.com/tech_library/3022.html, 1997.
[12]
Micron. Slc nand flash memory features mt29f8g08abaca, 2010.
[13]
Samsung. Samsung v-nand@ONLINE, http://www.samsung.com/semiconductor/products/flash-storage/v-nand/, 2015.
[14]
SpecTek. 64gib tlc nand flash features fnnb74a, 2011.

Cited By

View all
  • (2023)Early Dirty Buffer Flush with Second Chance for SSDsMicromachines10.3390/mi1404079614:4(796)Online publication date: 31-Mar-2023
  • (2023)On-Demand Garbage Collection Algorithm with Prioritized Victim Blocks for SSDsElectronics10.3390/electronics1209214212:9(2142)Online publication date: 7-May-2023
  • (2023)Exploring Hot/Cold Data Separation for Garbage Collection Efficiency Enhancement on OCSSDs2023 20th International SoC Design Conference (ISOCC)10.1109/ISOCC59558.2023.10396140(241-242)Online publication date: 25-Oct-2023
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
DAC '16: Proceedings of the 53rd Annual Design Automation Conference
June 2016
1048 pages
ISBN:9781450342360
DOI:10.1145/2897937
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 June 2016

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. FTL
  2. NAND flash
  3. garbage collection
  4. sub-block erased

Qualifiers

  • Research-article

Funding Sources

Conference

DAC '16

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)29
  • Downloads (Last 6 weeks)2
Reflects downloads up to 22 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2023)Early Dirty Buffer Flush with Second Chance for SSDsMicromachines10.3390/mi1404079614:4(796)Online publication date: 31-Mar-2023
  • (2023)On-Demand Garbage Collection Algorithm with Prioritized Victim Blocks for SSDsElectronics10.3390/electronics1209214212:9(2142)Online publication date: 7-May-2023
  • (2023)Exploring Hot/Cold Data Separation for Garbage Collection Efficiency Enhancement on OCSSDs2023 20th International SoC Design Conference (ISOCC)10.1109/ISOCC59558.2023.10396140(241-242)Online publication date: 25-Oct-2023
  • (2022)LLSM: A Lifetime-Aware Wear-Leveling for LSM-Tree on NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.319754241:11(3946-3956)Online publication date: Nov-2022
  • (2022)Accelerating Garbage Collection of 3D Flash Memory via Exploiting Inter-Channel Parallelism2022 IEEE 40th International Conference on Computer Design (ICCD)10.1109/ICCD56317.2022.00033(162-169)Online publication date: Oct-2022
  • (2021)Analysis of the K2 Scheduler for a Real-Time System with an SSDElectronics10.3390/electronics1007086510:7(865)Online publication date: 6-Apr-2021
  • (2021)Intra-page Cache Update in SLC-mode with Partial Programming in High Density SSDsProceedings of the 50th International Conference on Parallel Processing10.1145/3472456.3472492(1-10)Online publication date: 9-Aug-2021
  • (2021)Low I/O Intensity-aware Partial GC Scheduling to Reduce Long-tail Latency in SSDsACM Transactions on Architecture and Code Optimization10.1145/346043318:4(1-25)Online publication date: 18-Aug-2021
  • (2020)Dynamic Early Dirty Buffer Flush to Reduce Miss Penalty in Solid-State DrivesIEEE Access10.1109/ACCESS.2020.30141298(143124-143133)Online publication date: 2020
  • (2020)Machine Learning Assisted OSP Approach for Improved QoS Performance on 3D Charge-Trap Based SSDsMachine Learning for Cyber Security10.1007/978-3-030-62463-7_9(86-99)Online publication date: 11-Nov-2020
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media