Re-target-able software power management framework using SoC data auto-generation
Article No.: 141, Pages 1 - 6
Abstract
Heterogeneous multiprocessor SoCs (MPSoCs) are becoming very complex with greater demands for performance and low power. Advanced hardware techniques and involved software programming (>1000 registers) are employed to attain low/ultra-low power. Power management (PM) software development time is high. It is made worse with heavy rework when migrating across SoCs. In this paper we propose techniques to create a re-target-able software PM framework, independent of OS or file system, with auto-generated databases containing registers, clock tree and device power attributes from SoC IP-XACT specifications. These techniques helped achieve 90% reduction in migration time on Texas Instrument's automotive and industrial MPSoCs.
References
[1]
Altera. Quartus II Handbook Volume 1: Design and Synthesis, April 2015.
[2]
L. Benini, A. Bogliolo, and G. De Micheli. A survey of design techniques for system-level dynamic power management. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):299--316, June 2000.
[3]
A. Dey, A. Nayak, S. Chakrabarti, and S. Shaik. Churning the most out of IP-XACT for superior design quality. In Design Automation Conference, 2013. DAC '13 Track Presentations, 2013.
[4]
V. Easwaran, N. Gulur, S. Srirangapathi, M. Mody, R. Gulati, P. Karandikar, and P. Shankar. Method to determine contrariety between architectures containing stratified memory mapped register sets. In 2014 Fifth International Symposium on Electronic System Design (ISED), pages 210--214, Dec 2014.
[5]
J. G. Ganssle. Power management, 2011. Embedded Systems Design, pages 33--36, January/February 2011.
[6]
N. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J. Hu, M. Irwin, M. Kandemir, and V. Narayanan. Leakage current: Moore's law meets static power. Computer, 36(12):68--75, Dec 2003.
[7]
W. Kruijtzer, P. van der Wolf, E. de Kock, J. Stuyt, W. Ecker, A. Mayer, S. Hustin, C. Amerijckx, S. de Paoli, and E. Vaumorin. Industrial IP integration flows based on IP-XACT standards. In Design, Automation and Test in Europe, 2008. DATE '08, pages 32--37, March 2008.
[8]
P. Mochel. Linux Kernel Power Management. In Proceedings of the Linux Symposium, July 2003.
[9]
A. Musah and A. Dykstra. Power-Management Techniques for OMAP35x Applications Processors. September 2008.
[10]
K. Pathak. Verification and automation improvement using IP-XACT. Design and Verification Conference (DVCon), Technical Tutorial, February 2012.
[11]
S. Pendharkar and V. Kolathur. Ddgen: An automated device driver generation tool for embedded systems. 2009.
[12]
R. Pulikkoonattu. The split lot corner story.
[13]
Texas Instruments. CMOS power consumption and Cpd calculation, 1997.
[14]
J. Tschanz, S. Narendra, R. Nair, and V. De. Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors. IEEE Journal of Solid-State Circuits, 38(5):826--829, May 2003.
[15]
Xilinx. Device Tree Generator, October 2011.
Recommendations
System-Level Power Management for Low-Power SOC Design
DCABES '11: Proceedings of the 2011 10th International Symposium on Distributed Computing and Applications to Business, Engineering and ScienceFrom the system-level of low power consumption view, this article puts forward in software management proposal. Power management unit are introduced. Especially power states transition scheme has been worked out. And the scheme for device power ...
Dynamic Power Management of Voltage-Frequency Island Partitioned Networks-on-Chip using Intel Sing-Chip Cloud Computer
NOCS '11: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-ChipContinuous technology scaling has enabled the integration of multiple cores on the same chip. To overcome the disadvantages of buses, the Network-on-Chip (NoC) architecture has been proposed as a new communication paradigm. To further mitigate the ...
Power management of voltage/frequency island-based systems using hardware-based methods
Shrinking technology nodes combined with the need for higher clock speeds have made it increasingly difficult to distribute a single global clock across a chip while meeting the power requirements of the design. Globally asynchronous locally synchronous ...
Comments
Information & Contributors
Information
Published In
June 2016
1048 pages
ISBN:9781450342360
DOI:10.1145/2897937
Copyright © 2016 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 05 June 2016
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DAC '16
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 83Total Downloads
- Downloads (Last 12 months)5
- Downloads (Last 6 weeks)0
Reflects downloads up to 15 Oct 2024
Other Metrics
Citations
Cited By
View allView Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in