Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2989081.2989118acmotherconferencesArticle/Chapter ViewAbstractPublication PagesmemsysConference Proceedingsconference-collections
research-article

Evaluating the feasibility of storage class memory as main memory

Published: 03 October 2016 Publication History

Abstract

Storage class memory offers the prospect of large capacity persistent memory with DRAM-like access latency. In this work, we evaluate the performance of a small set of benchmarks using SCM as main memory. We use an FPGA emulator to model a range of memory latencies spanning DRAM to latency projected for SCM and beyond. Our work highlights the performance impact of higher latency and identifies conditions by which SCM can effectively be used as main memory.

References

[1]
3D XPoint. https://en.wikipedia.org/wiki/3D_XPoint.
[2]
Emulator Software. https://bitbucket.org/PerMA/emulator_st.
[3]
Graph500. www.graph500.org.
[4]
HPC Challenge Benchmark. http://icl.cs.utk.edu/hpcc/.
[5]
H. Gahvari, M. Hoemmen, J. Demmel, and K. Yelick. Benchmarking sparse matrix-vector multiply in five minutes. In SPEC Benchmark Workshop, January 2007.
[6]
M. Gokhale, S. Lloyd, and C. Hajas. Near memory data structure rearrangement. In Proceedings of the 2015 International Symposium on Memory Systems, MEMSYS '15, pages 283--290, Washington DC, USA, Oct 2015. ACM.
[7]
M. Gokhale, S. Lloyd, and C. Macaraeg. Hybrid Memory Cube performance characterization on data-centric workloads. In Proceedings of the 5th Workshop on Irregular Applications: Architectures and Algorithms, IA3 '15, pages 7:1--7:8, Austin, TX, USA, Nov 2015. ACM.
[8]
S. Lloyd and M. Gokhale. In-memory data rearrangement for irregular, data-intensive computing. IEEE Computer, 48(8):18--25, Aug 2015.
[9]
J. D. McCalpin. STREAM: sustainable memory bandwidth in high performance computers. Technical report, University of Virginia, Charlottesville, Virginia, 1991-2007. A continually updated technical report.
[10]
T. Pawlowski. Vision of processor-memory systems (keynote presentation). International Symposium on Memory Systems, October 2015.
[11]
C. Su, D. Roberts, E. A. León, K. W. Cameron, B. R. de Supinski, G. H. Loh, and D. S. Nikolopoulos. HpMC: an energy-aware management system of multi-level memory architectures. In Proceedings of the 2015 International Symposium on Memory Systems, MEMSYS 2015, Washington DC, USA, October 5-8, pages 167--178, 2015.

Cited By

View all
  • (2020)Characterizing and Modeling Non-Volatile Memory Systems2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO50266.2020.00049(496-508)Online publication date: Oct-2020
  • (2019)Emulating and Evaluating Hybrid Memory for Managed Languages on NUMA Hardware2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS.2019.00017(93-105)Online publication date: Mar-2019
  • (2018)Microscope on Memory: MPSoC-Enabled Computer Memory System Assessments2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM.2018.00035(173-180)Online publication date: Apr-2018

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences
MEMSYS '16: Proceedings of the Second International Symposium on Memory Systems
October 2016
463 pages
ISBN:9781450343053
DOI:10.1145/2989081
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 October 2016

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. accelerator
  2. data intensive
  3. emulator
  4. energy
  5. memory bandwidth
  6. performance
  7. persistent memory
  8. processing in memory
  9. storage class memory

Qualifiers

  • Research-article
  • Research
  • Refereed limited

Conference

MEMSYS '16

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)6
  • Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2020)Characterizing and Modeling Non-Volatile Memory Systems2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO50266.2020.00049(496-508)Online publication date: Oct-2020
  • (2019)Emulating and Evaluating Hybrid Memory for Managed Languages on NUMA Hardware2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS.2019.00017(93-105)Online publication date: Mar-2019
  • (2018)Microscope on Memory: MPSoC-Enabled Computer Memory System Assessments2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM.2018.00035(173-180)Online publication date: Apr-2018

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media