Article

Free access

Resource usage models for instruction scheduling: two new models and a classification

Authors:

V. Janaki Ramanan,

R. GovindarajanAuthors Info & Claims

ICS '99: Proceedings of the 13th international conference on Supercomputing

Pages 417 - 424

https://doi.org/10.1145/305138.305226

Published: 01 May 1999 Publication History

PDF eReader

References

[1]

A. V. Aho, R. Sethi, and J. D. Ullman. Compilers ~ Principles, Techniques, and Tools. Addison-Wesley Publishing Co., Reading, MA, corrected edition, 1988.]]

Digital Library

Google Scholar

[2]

V. Bala and N. Rubin. Efficient instruction scheduling using finite state automata. In Proc. of the ~Sth Ann. Intl. ~ymp. on Microarchitecture, pages 46-56, Ann Arbor, MI, Nov. 29- Dec. 1, I995.]]

Digital Library

Google Scholar

[3]

G. Beck, D.W.L. Yen, and T. L. Anderson. The Cydra- 5 minisupercomputer: Architecture and implementation. Journal of Supercomputing, 7, May 1993.]]

Digital Library

Google Scholar

[4]

J. C. Dehnert and R. A. Towle. Compiling for Cydra 5. or/. of Supercomputing, 7:181-227, May 1993.]]

Digital Library

Google Scholar

[5]

A. E. Eichenberger and E. S. Davidson. A reduced multipipeline machine description that preserves scheduling constraints. In Proc. of the A CM SIGPLAN '96 Con/. on Programming Language Design and implementation, pages 12-22, Philadelphia, PA, May 21-24, 1996.]]

Digital Library

Google Scholar

[6]

A. E. Eichenberger Modulo Scheduling, Machine Representations, and Register-Sensitive Algorithms. Ph.D. Thesis, Dept. of Electrical Engineering and Computer Science, Univ. of Michigan, Ann Arbor, MI, 1997.]]

Digital Library

Google Scholar

[7]

J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Trans. on Computers, 7(30):478- 490~ July 1981.]]

Digital Library

Google Scholar

[8]

P. B. Gibbons and S. S. Muchnick. Efficient instruction scheduling for a pipelined architecture. In Proc. of the SIGPLAN '86 Syrup. on Compiler Construction, pages 11- 16, Palo Alto, CA, June 25-27, 1986.]]

Digital Library

Google Scholar

[9]

J. C. Gyllenhaat, W. W. Hwu, and B. R. Rau. Optimization of machine descriptions for efficient use. In Proceedings of the ~9th Annual International Symposium on Microarchitecture, pages 349-358, Paris, France, December 2-4, 1996.]]

Digital Library

Google Scholar

[10]

R. A. Huff. Lifetime-sensitive modulo scheduling, in Proc. of the A CM SIGPLAN '93 Conf. on Programming Language Design and Implementation, pages 258-267, Albuquerque, NM, June 23-25, 1993.]]

Digital Library

Google Scholar

[11]

P.Y-T. Hsu. Design of the r-8000 microprocessor. Technical report, MIPS Technologies Inc., Mountain View, CA, June 1994.]]

Google Scholar

[12]

P. M. Kogge. The Architecture of Pipelined Computers. McGraw-Hill Book Co., New York, NY, 1981.]]

Digital Library

Google Scholar

[13]

M. S. Lain. Instruction scheduling for superscalar architectures. Annual Review of Comp. Sci., 4:173-201, 1990.]]

Crossref

Google Scholar

[14]

P.G. Lowney, S.M. Freudenberger, T.J. Karzes, W.D. Lichtensein, R.P Nix, J.S. O'Donnel, and J.C Ruttenberg. The multifiow trace scheduling compiler. The Journal of Supercomputing, 7:51-142, 1993.]]

Digital Library

Google Scholar

[15]

T. Muller. Employing finite automata for resource scheduling. In Proc. of the 26th Intl. Symposium on Microarchitecture Syrup., Dec. 1993.]]

Digital Library

Google Scholar

[16]

T. A. Proebsting and C. W. Fraser. Detecting pipeline structural hazards quickly. In Conf. Record of the 21st A CM SIGPLAN-SIGACT Syrup. on Principles of Programming Languages, pages 280-286, Portland, OR, Jan. 17-21, 1994.]]

Digital Library

Google Scholar

[17]

H. S. Warren, Jr. Instruction scheduling for the IBM RISC System/6000 processor. IBM Jl. of Research and Development, 34(1):85-92, Jan. 1990.]]

Digital Library

Google Scholar

Cited By

View all

Jääskeläinen PGuzma VKorhonen V(2018)Resource conflict detection in simulation of function unit pipelinesJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2008.04.00254:11(1058-1064)Online publication date: 29-Dec-2018
https://dl.acm.org/doi/10.1016/j.sysarc.2008.04.002
Govindarajan R(2010)Instruction SchedulingThe Compiler Design Handbook10.1201/9781420040579.ch17Online publication date: 7-Mar-2010
https://doi.org/10.1201/9781420040579.ch17
Govindarajan R(2009)Instruction SchedulingThe Compiler Design Handbook10.1201/9781420043839.ch19(19-1-19-57)Online publication date: 7-Dec-2009
https://doi.org/10.1201/9781420043839.ch19
Show More Cited By

Index Terms

Resource usage models for instruction scheduling: two new models and a classification

Recommendations

Managing SMT resource usage through speculative instruction window weighting

Simultaneous multithreading processors dynamically share processor resources between multiple threads. In general, shared SMT resources may be managed explicitly, for instance, by dynamically setting queue occupation bounds for each thread as in the ...
Effective instruction scheduling with limited registers
Efficient Resource Management during Instruction Scheduling for the EPIC Architecture
PACT '03: Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques

Effective and efficient modeling and management of hardware resources have always been critical toward generating highly efficient code in optimizing compilers. The instruction templates and dispersal rules of the EPIC architecture add new complexity in ...

Comments

Information & Contributors

Information

Published In

ICS '99: Proceedings of the 13th international conference on Supercomputing

June 1999

509 pages

ISBN:158113164X

DOI:10.1145/305138

Chairmen:
Theodore Papatheodorou
Univ. of Patras, Patras, Greece
,
Mateo Valero
Univ. Politècnica de Catalunya, Barcelona, Spain
,
Constantine D. Polychronopoulos
Univ. of Illinois
,
Yoichi Muraoka
Waseda Univ.
,
Jesus Labarta
Univ. Politècnica de Catalunya, Barcelona, Spain

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ICS99

Sponsor:

SIGARCH

ICS99: The 13th ACM International Conference on Supercomputing

June 20 - 25, 1999

Rhodes, Greece

Acceptance Rates

ICS '99 Paper Acceptance Rate 57 of 180 submissions, 32%;

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
349
Total Downloads

Downloads (Last 12 months)22
Downloads (Last 6 weeks)4

Reflects downloads up to 26 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Jääskeläinen PGuzma VKorhonen V(2018)Resource conflict detection in simulation of function unit pipelinesJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2008.04.00254:11(1058-1064)Online publication date: 29-Dec-2018
https://dl.acm.org/doi/10.1016/j.sysarc.2008.04.002
Govindarajan R(2010)Instruction SchedulingThe Compiler Design Handbook10.1201/9781420040579.ch17Online publication date: 7-Mar-2010
https://doi.org/10.1201/9781420040579.ch17
Govindarajan R(2009)Instruction SchedulingThe Compiler Design Handbook10.1201/9781420043839.ch19(19-1-19-57)Online publication date: 7-Dec-2009
https://doi.org/10.1201/9781420043839.ch19
Govindarajan RAltman EGao G(2000)A theory for software-hardware co-scheduling for ASIPs and embedded processorsProceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors10.1109/ASAP.2000.862403(329-338)Online publication date: 2000
https://doi.org/10.1109/ASAP.2000.862403
Ramanan VGovindarajan R(1999)Resource Usage Modelling for Software PipeliningHigh Performance Computing – HiPC’9910.1007/978-3-540-46642-0_16(111-119)Online publication date: 1999
https://doi.org/10.1007/978-3-540-46642-0_16

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Managing SMT resource usage through speculative instruction window weighting

Effective instruction scheduling with limited registers

Efficient Resource Management during Instruction Scheduling for the EPIC Architecture